Patents by Inventor Joern Soerensen
Joern Soerensen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8354850Abstract: A method for detecting the presence, and/or determining the location, and/or detecting changes in the material properties, of a first object (4) within a predefined space (12) and compensating for the disturbance caused by a second object, where the method comprises the following steps: providing at least a first and a second electrode (6) capacitively coupled to each other; conductively applying an electrical signal to each of the first and second electrodes (6), the electrical signals being different for the first and second electrodes (6); for each of the electrodes (6) measuring the current signal through, and/or the voltage signal on, the electrode (6); deriving from the measured values an indication of the disturbance caused by the second object; and deriving from the measured values and the indication of the disturbance a disturbance-compensated indication of the presence, and/or the location, and/or changes in the material properties, of the first object (4).Type: GrantFiled: July 16, 2008Date of Patent: January 15, 2013Assignee: Shelltec A/SInventors: Joern Soerensen, Henrik Riehm Soerensen
-
Patent number: 8032678Abstract: Masters request access to a shared resource, such as a shared bus. Usage of the shared bus by each of the masters is monitored, a request to use the shared bus by one of the masters is received, and usage of the shared bus by the master is compared with a corresponding bandwidth threshold. The request is arbitrated if the usage of the shared bus by the master is below the bandwidth threshold, and the request to use the shared bus is granted to the master based on the arbitration.Type: GrantFiled: November 5, 2008Date of Patent: October 4, 2011Assignee: MediaTek Inc.Inventors: Jean-Louis Tardieux, Joern Soerensen
-
Patent number: 8024591Abstract: An integrated circuit comprising a plurality of processing cores, characterised by comprising electrically controllable switches for controlling the supply of power to one or more of the processing cores, a memory for saving state data from at least one of the processing cores and a controller adapted to control the supply of power to one or more of the processing cores such that processing cores can be de-powered.Type: GrantFiled: June 10, 2008Date of Patent: September 20, 2011Assignee: MediaTek Inc.Inventors: Lars Soendergaard Bertelsen, Michael Allen, Joern Soerensen, James Dennis Dodrill, Joseph Patrick Geisler
-
Patent number: 7957758Abstract: A method of decoding data comprising a plurality of data-bursts, comprising the steps of: i) receiving a first one of the data-bursts, ii) associating hypothesis data with the or each received data-bursts; iii) attempting to decode the data; and iv) if the decode is successful to power down the receiver, and if the decode is unsuccessful receiving a further one of the data-bursts and repeating steps ii) to iv), until all of the data has been received.Type: GrantFiled: June 13, 2007Date of Patent: June 7, 2011Assignee: Mediatek Inc.Inventors: Joern Soerensen, Carsten Griem, Carsten Pedersen
-
Publication number: 20100325368Abstract: An apparatus includes a first processor that accesses memory according to a first clock frequency, a second processor that accesses memory according to a second clock frequency, and a memory device is configurable to selectively operate according to the first clock frequency or the second clock frequency. A memory controller enables dynamic configuration of organization of the memory device to allow a first portion of the memory device to be accessed by the first processor according to the first clock frequency and a second portion of the memory device to be accessed by the second processor according to the second clock frequency.Type: ApplicationFiled: June 17, 2009Publication date: December 23, 2010Applicant: Media Tek, Inc.Inventors: Kari Ann O'Brien, George Lattimore, Joern Soerensen, Mathew B. Rutledge, Paul William Hollis
-
Publication number: 20100271047Abstract: A method for detecting the presence, and/or determining the location, and/or detecting changes in the material properties, of a first object (4) within a predefined space (12) and compensating for the disturbance caused by a second object, where the method comprises the following steps: providing at least a first and a second electrode (6) capacitively coupled to each other; conductively applying an electrical signal to each of the first and second electrodes (6), the electrical signals being different for the first and second electrodes (6); for each of the electrodes (6) measuring the current signal through, and/or the voltage signal on, the electrode (6); deriving from the measured values an indication of the disturbance caused by the second object; and deriving from the measured values and the indication of the disturbance a disturbance-compensated indication of the presence, and/or the location, and/or changes in the material properties, of the first object (4).Type: ApplicationFiled: July 16, 2008Publication date: October 28, 2010Applicant: SHELLTEC A/SInventors: Joern Soerensen, Henrik Riehm Soerensen
-
Publication number: 20100115167Abstract: Masters request access to a shared resource, such as a shared bus. Usage of the shared bus by each of the masters is monitored, a request to use the shared bus by one of the masters is received, and usage of the shared bus by the master is compared with a corresponding bandwidth threshold. The request is arbitrated if the usage of the shared bus by the master is below the bandwidth threshold, and the request to use the shared bus is granted to the master based on the arbitration.Type: ApplicationFiled: November 5, 2008Publication date: May 6, 2010Applicant: MEDIATEK INC.Inventors: Jean-Louis Tardieux, Joern Soerensen
-
Publication number: 20080311947Abstract: A method of decoding data comprising a plurality of data-bursts, comprising the steps of: i) receiving a first one of the data-bursts, ii) associating hypothesis data with the or each received data-bursts; iii) attempting to decode the data; and iv) if the decode is successful to power down the receiver, and if the decode is unsuccessful receiving a further one of the data-bursts and repeating steps ii) to iv), until all of the data has been received.Type: ApplicationFiled: June 13, 2007Publication date: December 18, 2008Applicant: Analog Devices, Inc.Inventors: Joern Soerensen, Carsten Griem, Carsten Pedersen
-
Publication number: 20080307244Abstract: An integrated circuit comprising a plurality of processing cores, characterised by comprising electrically controllable switches for controlling the supply of power to one or more of the processing cores, a memory for saving state data from at least one of the processing cores and a controller adapted to control the supply of power to one or more of the processing cores such that processing cores can be de-powered.Type: ApplicationFiled: June 10, 2008Publication date: December 11, 2008Applicant: Media Tek, Inc.Inventors: Lars Seondergaard Bertelsen, Michael Allen, Joern Soerensen, James Dennis Dodrill, Joseph Patrick Geisler
-
Patent number: 7454169Abstract: The present invention is directed to methods and apparatus which may be used to help prevent electronic devices, including cell phones, from operating with software copied from (and only authorized for use by or on) another device. A further aspect is a device, including a cell phone, for example, that employs any of such methods and apparatus. Aspects of the present invention compare a program identifier (associated with software stored in a device) to a reference identifier for the device, so as to determine whether the software is authorized for use with that device. Some embodiments respond to the comparison substantially in hardware, so that the software being checked is less able to prevent the device from being disabled in the event that the program identifier and the reference identifier do not match one another.Type: GrantFiled: July 31, 2002Date of Patent: November 18, 2008Assignee: MediaTek Inc.Inventors: Joern Soerensen, Palle Birk, Frederic Boutaud
-
Publication number: 20080276073Abstract: An apparatus is provided for buffering instructions. An instruction store has memory locations for storing instructions. Each instruction can be associated with a timer such that an instruction dispatcher causes the instruction to be sent when the timer indicates that the instruction should be sent.Type: ApplicationFiled: May 2, 2007Publication date: November 6, 2008Applicant: Analog Devices, Inc.Inventors: Joern Soerensen, Dilip Muthukrishnan, William Plumb, Thomas Keller, Morag Clark
-
Patent number: 7433389Abstract: Methods and apparatus are provided for spread spectrum signal processing in a wireless communication system. The apparatus includes a control processor to generate commands for processing spread spectrum signal components and a reconfigurable coprocessor to process the spread spectrum signal components based on the commands and to provide reports to the control processor based on results of processing the signal components.Type: GrantFiled: November 20, 2002Date of Patent: October 7, 2008Assignee: MediaTek Inc.Inventors: Joern Soerensen, Palle Birk, Zoran Zvonar
-
Patent number: 7159134Abstract: A digital baseband processor is provided which receives a system clock generated by a system oscillator and generates a plurality of clock signals from the system clock. The digital baseband processor includes a digital signal processor for executing digital signal processor instructions, a microcontroller for executing microcontroller instructions, and other modules which may require one of the plurality of clock signals for operation. The digital baseband processor also includes a power management circuit which may power down the system oscillator when modules such as the digital signal processor and microcontroller do not require clock signals derived from the system oscillator. The power management circuit may gate off clock signals to modules when those modules do not require clock signals, without powering down the system oscillator.Type: GrantFiled: August 29, 2002Date of Patent: January 2, 2007Assignee: Analog Devices, Inc.Inventors: Joern Soerensen, Hitesh Anand, Michael S. Allen
-
Patent number: 7114093Abstract: A high-speed programmable serial port having a finite state machine, a clock generator capable of controlling shifting of bits from a shift register and a shift register having a bit counter capable of maintaining a numbered count of data bits in a serial output. The clock generator and shift register reduce the burdens on a finite state machine, thus improving data throughput and the ability to provided data according to a multitude of data protocols.Type: GrantFiled: August 29, 2002Date of Patent: September 26, 2006Assignee: Analog Devices, Inc.Inventors: Jean-Louis Tardieux, Joern Soerensen
-
Patent number: 7007132Abstract: Methods and apparatus for accessing flash memory in a continued burst mode are provided. The apparatus includes a processor for executing instructions including memory access instructions, the processor generating a next access signal that indicates if a next memory access is in sequence with a current memory access, a memory having a continued burst mode of operation, and a bus interface for controlling access to the memory in response to the memory access instructions. The bus interface unit enables the continued burst mode of the memory while the next access signal is asserted.Type: GrantFiled: August 29, 2002Date of Patent: February 28, 2006Assignee: Analog Devices, Inc.Inventors: Joern Soerensen, Paul D. Krivacek, Michael S. Allen, Mark A. Banse
-
Patent number: 6978350Abstract: Methods and apparatus are provided for operating an embedded processor system that includes a processor and a cache memory. The method includes filling one or more lines in the cache memory with data associated with a first task, executing the first task, and, in response to a cache miss during execution of the first task, performing a cache line fill operation and, during the cache line fill operation, executing a second task. The cache memory may notify the processor of the line fill operation by generating a processor interrupt or by notifying a task scheduler running on the processor.Type: GrantFiled: August 29, 2002Date of Patent: December 20, 2005Assignee: Analog Devices, Inc.Inventors: Palle Birk, Joern Soerensen, Michael S. Allen, Jose Fridman
-
Patent number: 6950672Abstract: A clock enable system for a multichip device includes a first integrated circuit including a clock signal and at least a second integrated circuit including at least one functional block periodically requiring clock signals from the first integrated circuit; a clock required circuit responsive to each functional block for providing a clock required signal in response to activation of any one or more of the functional blocks; and a clock enable circuit responsive to the clock required signal for enabling the first integrated circuit to provide clock signals to the functional blocks on the second integrated circuit.Type: GrantFiled: May 30, 2002Date of Patent: September 27, 2005Assignee: Analog Devices, Inc.Inventors: Jeffrey C. Gealow, Thomas J. Barber, Jr., Palle Birk, Joern Soerensen
-
Patent number: 6895459Abstract: A multiple bus architecture includes multiple processors, and one or more shared peripherals such as memory. The architecture includes plural bus masters, each connected to its own bus. There are also plural bus slaves, each connected to its own bus. A bus arbitration module selectively interconnects the buses, so that when the plural bus masters each access a different bus slave, no blocking occurs, and when the plural bus masers each access a same bus slave, bandwidth starvation is avoided. The architecture is supported by a bus arbitration method including hierarchical application of an interrupt-based method, an assigned slot rotation method and a round-robin method, which avoids both bandwidth starvation and lockout during extended periods of bus contention.Type: GrantFiled: September 10, 2003Date of Patent: May 17, 2005Assignee: Analog Devices, Inc.Inventors: Rainer R. Hadwiger, Paul D. Krivacek, Jørn Sørensen, Palle Birk
-
Patent number: 6889331Abstract: A dynamic power controller is provided that identifies a clock frequency requirement of a processor and determines a voltage requirement to support the clock frequency requirement. The dynamic power controller transitions the processor to a power state defined by the clock frequency requirement and the voltage requirement. In particular, a voltage level indicated by the voltage requirement is supplied to the processor and the frequency distribution indicated by the frequency requirement is provided to the clocks signals of the processor.Type: GrantFiled: August 29, 2002Date of Patent: May 3, 2005Assignee: Analog Devices, Inc.Inventors: Joern Soerensen, Michael Allen, Palle Birk
-
Publication number: 20040204003Abstract: The present invention is directed to methods and apparatus which may be used to help prevent electronic devices such as, for example, cell phones from operating with software copied from (and only authorized for use by) another device. The present invention is also directed to devices such as, for example, cell phones, that employ any of such methods and apparatus.Type: ApplicationFiled: July 31, 2002Publication date: October 14, 2004Inventors: Joern Soerensen, Palle Birk, Frederic Boutaud