Patents by Inventor Johan A. Carlsson
Johan A. Carlsson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080198644Abstract: In a non-volatile electric memory system a memory unit (4) and a read/write unit (11) are provided as physically separate units. The memory unit (10) is based on a memory material (4) that can be set to at least two distinct physical states by applying an electric field across the memory material. Electrode means and/or contact means are either provided in the memory unit or in the read/write unit and contact means are at least always provided in the read/write unit. Electrodes and contacts are provided in a geometrical arrangement, which defines geometrically one or more memory cells in the memory layer. Contact means in the read/write unit are provided connectable to driving, sensing and control means located in the read/write unit or in an external device connected with the latter. Establishing a physical contact between the memory unit and the read/write unit closes an electrical circuit over the addressed memory cell such that read, write or erase operations can be effected.Type: ApplicationFiled: June 8, 2006Publication date: August 21, 2008Applicant: Thin Film Electronics ASAInventors: Per Broms, Christer Karlsson, Geirr I. Leistad, Per Hamberg, Staffan Bjorklid, Johan Carlsson, Goran Gustafsson, Hans Gude Gudesen
-
Publication number: 20080151609Abstract: In a method for obviating the effect of disturb voltages in a data storage apparatus employing passive matrix addressing, an application of electric potentials for an addressing operation is according to a voltage pulse protocol. The data storage cells of the apparatus are provided in two or more electrically separated segments each constituting non-overlapping physical address subspaces of the data storage apparatus physical address space. A number of data storage cells in each segment are preset to the same polarization by an active voltage pulse with a specific polarization. In a first addressing operation one or more data storage cells are read by applying an active pulse with the same polarization to each data storage cell and recording the output charge response. On basis thereof the output data in subsequent second addressing operation are copied onto preset data storage cells in another segment of the data storage apparatus, this segment being selected on the basis of its previous addressing history.Type: ApplicationFiled: January 18, 2008Publication date: June 26, 2008Inventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gude Gudesen
-
Publication number: 20080121358Abstract: Methods for treating a fibrous suspension are disclosed, including cleaning the fibrous suspension in a screening room with a plurality of cleaning stages and including a final cleaning stage, and in which the cleaning takes place at a low fiber concentration, and recycling at least a partial flow of the accept from the last cleaning stage to a position before or in the screening room after it passes through a thickener, where the concentration of the accept is increased to a concentration which minimizes dilution of the concentration of the fiber suspension, to which the accept is supplied.Type: ApplicationFiled: November 7, 2005Publication date: May 29, 2008Applicant: Metso Paper Inc.Inventors: Johan Carlsson, Rickard Andersson
-
Patent number: 7352612Abstract: In a method for reducing detrimental phenomena related to disturb voltages in a data storage apparatus employing passive matrix addressing, particularly a memory device or a sensor device, an application of electric potentials conforming to an addressing operation is generally controlled in a time-coordinated manner according to a voltage pulse protocol. In an addressing operation a data storage cell is set to a first polarization state by means of a first active voltage pulse and then, dependent on the voltage pulse protocol, a second voltage pulse which may be a second active voltage pulse of opposite polarity to that of the first voltage pulse, is applied and used for switching the data storage cell to a second polarization state. The addressed cell is thus set to a predetermined polarization state as specified by the addressing operation.Type: GrantFiled: November 24, 2004Date of Patent: April 1, 2008Assignee: Thin Film Electronics ASAInventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gude Gudesen
-
Publication number: 20070103960Abstract: In a method for reducing detrimental phenomena related to disturb voltages in a data storage apparatus employing passive matrix addressing, particularly a memory device or a sensor device, an application of electric potentials conforming to an addressing operation is generally controlled in a time-coordinated manner according to a voltage pulse protocol. In an addressing operation a data storage cell is set to a first polarization state by means of a first active voltage pulse and then, dependent on the voltage pulse protocol, a second voltage pulse which may be a second active voltage pulse of opposite polarity to that of the first voltage pulse, is applied and used for switching the data storage cell to a second polarization state. The addressed cell is thus set to a predetermined polarization state as specified by the addressing operation.Type: ApplicationFiled: November 24, 2004Publication date: May 10, 2007Applicant: Thin Film Electronics ASAInventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gudesen
-
Patent number: 7215565Abstract: In a method for operating a passive matrix-addressable ferroelectric or electret memory device, a voltage pulse protocol based on a 1/3 voltage selection rule is used in order to keep disturb voltages at minimum, the voltage pulse protocol comprising cycles for read and write/erase bases on time sequence of voltage pulses with defined parameters. The method comprises a refresh procedure wherein cells for refresh are selected and refresh requests processed by a memory device controller, the refresh requests are monitored and processed in regard of ongoing or scheduled memory operations, and refresh voltage pulses with defined parameters are applied to the memory cells selected for refresh, while simultaneously ensuring that non-selected memory cells are subjected to zero voltage or voltages which do not affect the polarization state of these cells.Type: GrantFiled: January 4, 2005Date of Patent: May 8, 2007Assignee: Thin Film Electronics ASAInventors: Christer Karlsson, Göran Gustafsson, Mats Johansson, Per Sandström, Per-Erik Nordal, Hans Gude Gudesen, Johan Carlsson
-
Patent number: 7211885Abstract: In a memory and/or data processing device having at least two stacked layers which are supported by a substrate or forming a sandwiched self-supporting structure, wherein the layers include memory and/or processing circuitry with mutual connections between the layers and/or to circuitry in the substrate, the layers the are mutually arranged such that contiguous layers form a staggered structure on at least one edge of the device and at least one electrical edge conductor is provided passing over the edge on one layer and down one step at a time, enabling the connection to an electrical conductor in any of the following layers in the stack. A method for manufacturing a device of this kind includes the steps for adding the layers successively, one layer at a time, such that the layers form a staggered structure, and for providing one or more layers with at least one electrical contact pad for linking to one or more interlayer edge connectors.Type: GrantFiled: March 14, 2003Date of Patent: May 1, 2007Assignee: Thin Film Electronics ASAInventors: Per-Erik Nordal, Hans Gude Gudesen, Geirr Ivarsson Leidstad, Göran Gustafsson, Johan Carlsson
-
Patent number: 7130040Abstract: Methods for the continuous determination of the properties of a flow of wood fibers for use in the production of fiberboard are disclosed including determining reference value characteristics for calibration samples of the fibers, determining predetermined relationships between those reference value characteristics and measured spectral values for the fibers utilizing multivariant statistical regression methods, measuring reflectance spectral values for the fibers illuminated by light, and determining the fiber characteristics relating to the properties from the measured spectral values utilizing the predetermined relationship.Type: GrantFiled: March 1, 2001Date of Patent: October 31, 2006Assignee: Valmet Fibertech ABInventors: Thore Lindgren, Johan Carlsson, Ulrika Backlund
-
Publication number: 20060146589Abstract: In a method for operating a passive matrix-addressable ferroelectric or electret memory device, a voltage pulse protocol based on a 1/3 voltage selection rule is used in order to keep disturb voltages at minimum, the voltage pulse protocol comprising cycles for read and write/erase bases on time sequence of voltage pulses with defined parameters. The method comprises a refresh procedure wherein cells for refresh are selected and refresh requests processed by a memory device controller, the refresh requests are monitored and processed in regard of ongoing or scheduled memory operations, and refresh voltage pulses with defined parameters are applied to the memory cells selected for refresh, while simultaneously ensuring that non-selected memory cells are subjected to zero voltage or voltages which do not affect the polarization state of these cells.Type: ApplicationFiled: January 4, 2005Publication date: July 6, 2006Applicant: Thin Film Electronics ASAInventors: Christer Karlsson, Goran Gustafsson, Mats Johansson, Per Sandstrom, Per-Erik Nordal, Hans Gudesen, Johan Carlsson
-
Publication number: 20060073658Abstract: In a method for making ferroelectric memory cells in a ferroelectric memory device a first electrode comprising at least one metal layer and optionally at least one metal oxide layer is formed on a silicon substrate which has an optional insulating layer of silicon dioxide. A ferroelectric layer consisting of a thin film of ferroelectric polymer is formed on the top of the first electrode layer and at least a second electrode comprising at least one metal layer and at least one metal oxide layer is formed on the ferroelectric layer. The second electrode is deposited by thermal evaporation of a high-purity evaporation source from an effusion cell onto the ferroelectric layer in a vacuum chamber filled with a gas or a gas mixture.Type: ApplicationFiled: December 6, 2005Publication date: April 6, 2006Inventors: Henrik Ljungcrantz, Niclas Edvardsson, Johan Carlsson, Goran Gustafsson
-
Patent number: 6979643Abstract: In a method for forming interlayer connections, metal conducting paths in an overlaying layer and vias forming the deposit in one and the same operation. In an interlayer connection formed in this manner the vias are provided integral with connecting conducting paths in the overlaying layer.Type: GrantFiled: November 25, 2003Date of Patent: December 27, 2005Assignee: Thin Film Electronics ASAInventors: Goran Gustafsson, Peter Dyreklev, Johan Carlsson
-
Patent number: 6950330Abstract: A method of driving a passive matrix display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual cells can be switched by application of electric potentials or voltages to word and bit lines in the matrix or array.Type: GrantFiled: September 7, 2004Date of Patent: September 27, 2005Assignee: Thin Film Electronics ASAInventors: Michael O. Thompson, Per-Erik Nordal, Hans Gude Gudesen, Johan Carlsson, Göran Gustafsson
-
Publication number: 20050058010Abstract: A method of driving a passive matrix display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual cells can be switched by application of electric potentials or voltages to word and bit lines in the matrix or array.Type: ApplicationFiled: September 7, 2004Publication date: March 17, 2005Inventors: Michael Thompson, Per-Erik Nordal, Hans Gudesen, Johan Carlsson, Goran Gustafsson
-
Patent number: 6852555Abstract: In a method in the fabrication of an organic thin-film semiconducting device comprising an electrode arrangement with electrodes contacting a semiconducting organic material, an anode in the electrode arrangement is made as a two-layer structure, where the first layer is a conducting or semiconducting material or a combination thereof deposited on a substrate and a second layer is a conducting polymer with a work function higher than that of the material in the first layer. A third layer consisting of semiconducting organic material and forming the active material of the device is deposited on the top of the anode, and the cathode made of a fourth layer of a metal deposited on a third layer. In a preferred embodiment a low work function metal is used in the first layer, a doped conjugated polymer such as PEDOT-PSS in the second layer, while the cathode may be formed of the same metal as used in the first layer.Type: GrantFiled: April 14, 2000Date of Patent: February 8, 2005Assignee: Thin Film Electronics ASAInventors: Lucimara Stolz Roman, Olle Inganäs, Olle Hagel, Johan Carlsson, Göran Gustafsson, Magnus Berggren
-
Publication number: 20040209420Abstract: A ferroelectric memory device wherein the memory cell includes a first and second electrode having at least one metal layer and possibly at least one metal oxide layer. The first electrode is formed on a silicon substrate which has an optional insulating layer of silicon dioxide. A ferroelectric layer consisting of a thin film of ferroelectric polymer if formed on the top of the first electrode layer and at least a second electrode is formed on the ferroelectric layer. The ferroelectric memory includes at least a first and a second set of respectively parallel electrodes, wherein the electrodes in a set are provided orthogonally to the electrodes of a nearest following set and with memory cells formed in a ferroelectric layer provided between successive electrode sets, such that the memory cells are defined in the crossings between the electrodes which contact the ferroelectric layer on each side thereof.Type: ApplicationFiled: June 18, 2003Publication date: October 21, 2004Inventors: Henrik Ljungcrantz, Niclas Edvardsson, Johan Carlsson, Goran Gustafsson
-
Patent number: 6804138Abstract: In a method of driving a passive matrix display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual cells can be switched by application of electric potentials or voltages to word and bit lines in the matrix or array, a potential on selected word and bit lines is controlled to approach or coincide with one of n predefined potential levels and the potentials on all word and bit lines are controlled in time according to a protocol such that word lines are sequentially latched to potentials selected among nWORD potentials, while the bit lines are either latched sequentially to potentials selected among nBIT potentials, or during a certain period of a timing sequence given by the protocol connected to circuitry for detecting charges flowing between a bit line or bit lines and cells connecting thereto.Type: GrantFiled: July 6, 2001Date of Patent: October 12, 2004Assignee: Thin Film Electronics ASAInventors: Michael O. Thompson, Per-Erik Nordal, Hans Gude Gudesen, Johan Carlsson, Göran Gustafsson
-
Patent number: 6792717Abstract: A sliding door operating mechanism for a vehicle to provide access to the vehicle through an opening in a wall thereof, includes at least one sliding door and a reciprocating power mechanism and a transmission mechanism for transmitting movement of power to the door for performing opening, closing and locking movements thereof. A beam structure carries the door, the power mechanism and the transmission mechanism. The beam structure extends across and is accommodated within an upper portion of the opening so as to be slidingly movably driven by the power mechanism between a relatively retracted position within the opening, in which the door is located in a first plane in a closed position confirmed within the opening, and a relatively less retracted position, in which the door is located in a second plane exteriorly of the opening allowing movement of the door along the second plane.Type: GrantFiled: May 19, 2003Date of Patent: September 21, 2004Assignee: Hubner GmbHInventors: Johan Carlsson, Lars Linden, Martin Persson
-
Patent number: 6787825Abstract: A data storage/processing apparatus includes ROM and/or WORM and/or REWRITEABLE memory modules and/or processing modules provided as a single main layer or multiple main layers on top of a substrate. Transistors and/or diodes operate the apparatus. In one set of embodiments, at least some of the transistors and/or diodes are provided on or in the substrate. In another set of embodiments, at least some of the layers on the top of the substrate include low-temperature compatible organic materials and/or low temperature compatible processes inorganic films, and the transistors and/or diodes need not be disposed on or in the substrate. In a related fabricating method, the memory and/or processing modules are provided on the substrate by depositing the layers in successive steps under thermal conditions that avoid subjecting an already-deposited, processed underlying layers to static or dynamic temperatures exceeding given stability limits, particularly with regard to organic materials.Type: GrantFiled: January 2, 2001Date of Patent: September 7, 2004Assignee: Thin Film Electronics ASAInventors: Hans Gude Gudesen, Per-Erik Nordal, Geirr I. Leistad, Johan Carlsson, Göran Gustafsson, Michael O Thompson
-
Publication number: 20040137712Abstract: In a method for forming interlayer connections, metal conducting paths in an overlying layer and vias forming the connections to conducting paths on an underlying layer are both deposited in one and the same operation. In an interlayer connection formed in this manner the vias are provided integral with connecting conducting paths in the overlying layer.Type: ApplicationFiled: November 25, 2003Publication date: July 15, 2004Inventors: Goran Gustafsson, Peter Dyreklev, Johan Carlsson
-
Publication number: 20030218191Abstract: In a memory and/or data processing device having at least two stacked layers (L) which are supported by a substrate (2) or forming a sandwiched self-supporting structure, wherein the layers (L) comprise memory and/or processing circuitry with mutual connections between the layers and/or to circuitry in the substrate (2), the layers (L) are mutually arranged such that contiguous layers form a staggered structure on at least one edge of the device and at least one electrical edge conductor (3) is provided passing over the edge on one layer and down one step at a time, enabling the connection to an electrical conductor in any of the following layers in the stack.Type: ApplicationFiled: March 14, 2003Publication date: November 27, 2003Inventors: Per-Erik Nordal, Hans Gude Gudesen, Geirr Ivarsson Leidstad, Goran Gustafsson, Johan Carlsson