Patents by Inventor John A. Ballantyne
John A. Ballantyne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7755437Abstract: An embodiment pertains to a phase locked loop (PLL) circuit. The PLL includes a voltage controlled oscillator which outputs a signal at a desired frequency. A phase detector is coupled to an output from the voltage controlled oscillator. The phase detector compares the phase of a signal output from the voltage controlled oscillator (VCO) with the phase of a reference signal. A loop filter is coupled to the VCO and the phase detector. The loop filter has a locking mode of operation for locking the phase of the VCO signal to the phase of the reference signal. The loop filter can subsequently be placed in a tracking mode of operation which adjusts the phase of the VCO signal to track the phase of the reference signal.Type: GrantFiled: August 24, 2005Date of Patent: July 13, 2010Assignee: Qualcomm IncorporatedInventors: Gary John Ballantyne, Gurkanwal Singh Sahota
-
Publication number: 20100141313Abstract: A digital phase-locked loop (DPLL) supporting two-point modulation with adaptive delay matching is described. The DPLL includes highpass and lowpass modulation paths that support wideband and narrowband modulation, respectively, of the frequency and/or phase of an oscillator. The DPLL can adaptively adjust the delay of one modulation path to match the delay of the other modulation path. In one design, the DPLL includes an adaptive delay unit that provides a variable delay for one of the two modulation paths. Within the adaptive delay unit, a delay computation unit determines the variable delay based on a modulating signal applied to the two modulation paths and a phase error signal in the DPLL. An interpolator provides a fractional portion of the variable delay, and a programmable delay unit provides an integer portion of the variable delay.Type: ApplicationFiled: December 9, 2008Publication date: June 10, 2010Applicant: QUALCOMM INCORPORATEDInventors: Jifeng Geng, Gary John Ballantyne, Daniel F. Filipovic
-
Patent number: 7728690Abstract: Techniques to compensate for nonlinearity of a tuning function of an oscillator are described. The tuning nonlinearity of the oscillator may be modeled as a disturbance input to the oscillator and may be compensated with an equal but opposite disturbance. In one design, a nonlinearity correction signal to compensate for the tuning nonlinearity may be generated, e.g., based on a phase error signal in a phase-locked loop (PLL) and a scaling factor determined adaptively. The nonlinearity correction signal may compensate for the n-th (e.g., second) order tuning nonlinearity, and an n-th order (e.g., squared) modulating signal may be used to derive the scaling factor and the nonlinearity correction signal. A control signal for the oscillator may be generated based on the nonlinearity correction signal and possibly one or more other signals. The control signal may be applied to the oscillator to adjust the oscillation frequency of the oscillator.Type: GrantFiled: October 19, 2007Date of Patent: June 1, 2010Assignee: QUALCOMM, IncorporatedInventor: Gary John Ballantyne
-
Patent number: 7711329Abstract: An adaptive filter suitable for fabrication on an RF integrated circuit and used for transmit (TX) leakage rejection in a wireless full-duplex communication system is described. The adaptive filter includes a summer and an adaptive estimator. The summer receives an input signal having a TX leakage signal and an estimator signal having an estimate of the TX leakage signal, subtracts the estimator signal from the input signal, and provides an output signal having the TX leakage signal attenuated. The adaptive estimator receives the output signal and a reference signal having a version of the transmit signal, estimates the TX leakage signal in the input signal based on the output signal and the reference signal, and provides the estimator signal. The adaptive estimator may utilize an LMS algorithm to minimize a mean square error between the TX leakage signal in the input signal and the TX leakage signal estimate in the estimator signal.Type: GrantFiled: March 2, 2004Date of Patent: May 4, 2010Assignee: QUALCOMM, IncorporatedInventors: Vladimir Aparin, Gary John Ballantyne, Charles J. Persico
-
Patent number: 7704693Abstract: Reverse transcription-quantitative polymerase chain reaction (RT-qPCR) assays, systems, methods and kits for the age determination of an individual from bloodstains or samples of unknown origin. The methodology is based on gene expression profiling analysis in which novel human newborn fetal specific genes are identified by detecting the presence of appropriate messenger RNA species.Type: GrantFiled: May 25, 2007Date of Patent: April 27, 2010Assignee: University of Central Florida Research Foundation, Inc.Inventors: John Ballantyne, Michelle Alvarez
-
Patent number: 7675370Abstract: Techniques for calibrating digitally controlled oscillators (DCOs) are disclosed. In an aspect of the disclosure, an initial set of control codes for operating the DCO is determined. A range of output frequencies produced from the initial set is identified. Gaps or instances of overlap are identified in the frequency range. For the overlap case, control codes are removed from the initial set that correspond to the overlap instance to establish a revised set. For the gap case, control codes are added to the initial set for producing frequencies values that fill the gap. An apparatus for performing the same is also disclosed.Type: GrantFiled: June 12, 2008Date of Patent: March 9, 2010Assignee: QUALCOMM IncorporatedInventors: Bo Sun, Gary John Ballantyne, Rajagopalan Rangarajan
-
Publication number: 20090309666Abstract: Techniques for calibrating digitally controlled oscillators (DCOs) are disclosed. In an aspect of the disclosure, an initial set of control codes for operating the DCO is determined. A range of output frequencies produced from the initial set is identified. Gaps or instances of overlap are identified in the frequency range. For the overlap case, control codes are removed from the initial set that correspond to the overlap instance to establish a revised set. For the gap case, control codes are added to the initial set for producing frequencies values that fill the gap. An apparatus for performing the same is also disclosed.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Applicant: QUALCOMM INCORPORATEDInventors: Bo Sun, Gary John Ballantyne, Rajagopalan Rangarajan
-
Publication number: 20090302963Abstract: A bi-polar modulator that can perform quadrature modulation using amplitude modulators is described. In one design, the bi-polar modulator includes first and second amplitude modulators and a summer. The first amplitude modulator amplitude modulates a first carrier signal with a first input signal and provides a first amplitude modulated signal. The second amplitude modulator amplitude modulates a second carrier signal with a second input signal and provides a second amplitude modulated signal. The summer sums the first and second amplitude modulated signals and provides a quadrature modulated signal that is both amplitude and phase modulated. The first and second input signals may be obtained based on absolute values of first and second modulating signals, respectively. The first and second carrier signals have phases determined based on the sign of the first and second modulating signals, respectively. Each amplitude modulator may be implemented with a class-E amplifier.Type: ApplicationFiled: June 5, 2008Publication date: December 10, 2009Applicant: QUALCOMM INCORPORATEDInventors: Gary John Ballantyne, Arun Jayaraman, Bo Sun, Gurkanwal Singh Sahota
-
Publication number: 20090302951Abstract: A digitally-controlled oscillator (DCO) of a PLL is dithered such that a DCO_OUT signal has a frequency that changes at dithered intervals. In one example, the DCO receives an undithered stream of incoming digital tuning words, and receives a dithered reference clock signal REFD, and outputs the DCO_OUT signal such that its frequency changes occur at dithered intervals. Where the PLL is employed in the local oscillator of a cellular telephone transmitter, the novel dithering of the DCO spreads digital image noise out in frequency such that less digital image noise is present at a particular frequency offset from the main local oscillator frequency. Spreading digital image noise out in frequency allows a noise specification to be met without having to increase the frequency of the PLL reference clock. By avoiding increasing the frequency of the reference clock to meet the noise specification, increases in power consumption are avoided.Type: ApplicationFiled: June 10, 2008Publication date: December 10, 2009Applicant: QUALCOMM INCORPORATEDInventor: Gary John Ballantyne
-
Publication number: 20090273377Abstract: Techniques for dithering quantization thresholds of time-to-digital converters (TDC's) in all-digital phase-locked loops (ADPLL's) are disclosed. In an embodiment, the delay introduced by an individual buffer in a TDC delay line may be dithered. In another embodiment, the delay associated with the TDC delay line may be extended by a fixed amount to accommodate dithering of the zero-delay threshold.Type: ApplicationFiled: January 23, 2008Publication date: November 5, 2009Applicant: QUALCOMM IncorporatedInventor: Gary John Ballantyne
-
Publication number: 20090268859Abstract: An apparatus comprising a programmable frequency device adapted to generate a reference clock selected from a set of distinct frequency clocks, wherein the programmable frequency device is further adapted to maintain the same temporal relationship of the triggering edges of the reference clock when switching between the distinct frequency clocks. The apparatus further comprises a phase locked loop (PLL), such as a digital PLL (DPLL), that uses the selected reference clock to establish a predetermined phase relationship between an input signal and an output signal. By maintaining substantially the same temporal relationship of the reference clock when switching between distinct frequency clocks, the continual and effective operation of the phase locked loop (PLL) is not significantly disturbed while changing the reference clock. This may be used to control the power consumption of the apparatus.Type: ApplicationFiled: April 29, 2008Publication date: October 29, 2009Applicant: QUALCOMM INCORPORATEDInventors: Bo Sun, Gary John Ballantyne, Gurkanwal Singh Sahota
-
Patent number: 7588921Abstract: This invention relates to a ribonucleic acid (RNA) based assay system for body fluid identification, and in particular to a novel, multiplex, parallel assay system based on messenger RNA expressed in human tissue, and to a method for using the same.Type: GrantFiled: September 21, 2005Date of Patent: September 15, 2009Assignee: University of Central Florida Research Foundation, Inc.Inventors: John Ballantyne, Jane Juusola
-
Publication number: 20090195426Abstract: Techniques for performing digital-to-analog conversion with first-order or higher-order hold using a simple analog circuit for signal reconstruction and employing feedback control techniques are described. In one design, a digital-to-analog conversion circuit includes an inverse model circuit, a feedback circuit, a zero-order hold (ZOH) circuit, and an analog circuit. The inverse model circuit processes a digital input signal and provides a first digital signal. The feedback circuit receives the first digital signal and an analog output signal from the analog circuit, performs low frequency noise filtering, and provides a second digital signal. The ZOH circuit converts the second digital signal from digital to analog with zero-order hold and provides an analog input signal for the analog circuit. The analog circuit operates on the analog input signal and provides the analog output signal. The analog circuit may be a simple circuit having one or more poles.Type: ApplicationFiled: February 6, 2008Publication date: August 6, 2009Applicant: QUALCOMM INCORPORATEDInventor: Gary John Ballantyne
-
Publication number: 20090161533Abstract: In one embodiment, a technique for detecting a break in a pseudowire and automatic shutting down user network interface (UNI) ports affected by the break is provided. In response to the loss of connectivity on the shut down ports, customer edge devices may automatically switch over to redundant circuits (e.g., other UNI ports not affected by the break in the pseudowire) and establish a different pseudowire.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Inventors: ANDREW JOHN BALLANTYNE, Shun Jiang, Gil Mati Sheinfeld
-
Patent number: 7548593Abstract: A phase modulator faithfully reproduces higher frequency modulation using an offset phase-locked loop (OPLL) without passing excessive noise through an increased bandwidth of the OPLL. A quadrature modulator modulates information from a baseband signal onto a passband IF signal and, after a limiter strips away amplitude variations, the OPLL reproduces the phase modulation on an RF signal. The OPLL introduces a group delay that does not vary linearly with the modulation frequency and that consequently causes distortion when uncompensated. A baseband filter filters the amplitude of the baseband signal and introduces a complementary group delay that compensates for the OPLL group delay and results in a combined group delay of the baseband filter, quadrature modulator, limiter and OPLL that remains substantially constant as modulation frequency varies. Compensating for the OPLL group delay reduces distortion and the spectral energy at offset frequencies from the carrier frequency of the RF signal.Type: GrantFiled: September 15, 2005Date of Patent: June 16, 2009Assignee: QUALCOMM IncorporatedInventors: Puay Hoe Andrew See, Gary John Ballantyne, James Jaffee, Gurkanwal Kamal Sahota
-
Publication number: 20090141845Abstract: In one aspect, a digital PLL (DPLL) operates based on fractional portions of input and output phases. The DPLL accumulates at least one input signal to obtain an input phase. The DPLL determines a fractional portion of an output phase based on a phase difference between an oscillator signal from an oscillator and a reference signal, e.g., using a time-to-digital converter (TDC). The DPLL determines a phase error based on the fractional portion of the input phase and the fractional portion of the output phase. The DPLL then generates a control signal for the oscillator based on the phase error. In another aspect, a DPLL includes a synthesized accumulator that determines a coarse output phase by keeping tracking of the number of oscillator signal cycles based on the reference signal.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Applicant: QUALCOMM IncorporatedInventors: Gary John Ballantyne, Bo Sun
-
Publication number: 20090102564Abstract: Techniques to compensate for nonlinearity of a tuning function of an oscillator are described. The tuning nonlinearity of the oscillator may be modeled as a disturbance input to the oscillator and may be compensated with an equal but opposite disturbance. In one design, a nonlinearity correction signal to compensate for the tuning nonlinearity may be generated, e.g., based on a phase error signal in a phase-locked loop (PLL) and a scaling factor determined adaptively. The nonlinearity correction signal may compensate for the n-th (e.g., second) order tuning nonlinearity, and an n-th order (e.g., squared) modulating signal may be used to derive the scaling factor and the nonlinearity correction signal. A control signal for the oscillator may be generated based on the nonlinearity correction signal and possibly one or more other signals. The control signal may be applied to the oscillator to adjust the oscillation frequency of the oscillator.Type: ApplicationFiled: October 19, 2007Publication date: April 23, 2009Applicant: QUALCOMM INCORPORATEDInventor: Gary John Ballantyne
-
Publication number: 20090074106Abstract: Transmitters supporting multiple modulation modes and/or multiple frequency bands are described. A transmitter may perform large signal polar modulation, small signal polar modulation, and/or quadrature modulation, which may support different modulation schemes and systems. Circuit blocks may be shared by the different modulation modes to reduce cost and power. For example, a single modulator and a single power amplifier may be used for small signal polar modulation and quadrature modulation. The transmitter may apply pre-distortion to improve performance, to allow a power amplifier to support multiple frequency bands, to allow the power amplifier to operate at higher output power levels, etc. Envelope and phase distortions due to non-linearity of the power amplifier may be characterized for different input levels and different bands and stored at the transmitter.Type: ApplicationFiled: September 19, 2007Publication date: March 19, 2009Applicant: QUALCOMM INCORPORATEDInventors: Puay Hoe See, Gurkanwal Singh Sahota, Bo Sun, Gary John Ballantyne, William Ronald Panton, Zae Yong Choi
-
Publication number: 20090058857Abstract: In one embodiment, a technique for efficient display of trouble ticket information is provided. The technique involves presenting a single view of disparate sets of data as a multi-dimensional graph. A weighting function may be applied to branches of the graph and the graph updated to reflect the results of application of the weighting function.Type: ApplicationFiled: September 4, 2007Publication date: March 5, 2009Inventor: ANDREW JOHN BALLANTYNE
-
Publication number: 20080225704Abstract: In one embodiment, a technique for detecting the re-marking of a parameter in a network packet is provided. The technique involves sending a request packet that contains a first value of a type of service parameter effecting how the packet is to be handled relative to other packets and receiving a response packet to the request packet, the response packet containing an indication of a second value of the type of service parameter in the request packet as received by a network device that sent the response packet. The first and second values of the type of service parameter are compared. A determination that the request packet was re-marked is made if the first and second values of the type of service parameter do not match.Type: ApplicationFiled: March 16, 2007Publication date: September 18, 2008Inventors: GIL MATI SHEINFELD, Andrew John Ballantyne