Patents by Inventor John B. Francis
John B. Francis has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11876278Abstract: An example balun includes a center conductor that passes through a printed wiring board having multiple dielectric layers and cage vias arranged relative to the center conductor. The cage vias include a first set of cage vias that extend between an unbalanced connection to the balun and a balanced connection to the balun. The first set of cage vias are part of a first circular arc and are connected to electrical ground through a first ground ring. The cage vias include a second set of cage vias that extend from the unbalanced connection part-way through the printed wiring board. The second set of cage vias are part of a second circular arc and are connected to the electrical ground through a second ground ring. The second circular arc is longer than the first circular arc.Type: GrantFiled: March 29, 2021Date of Patent: January 16, 2024Assignee: RAYTHEON COMPANYInventors: Angelo M. Puzella, John B. Francis
-
Publication number: 20220311117Abstract: An example balun includes a center conductor that passes through a printed wiring board having multiple dielectric layers and cage vias arranged relative to the center conductor. The cage vias include a first set of cage vias that extend between an unbalanced connection to the balun and a balanced connection to the balun. The first set of cage vias are part of a first circular arc and are connected to electrical ground through a first ground ring. The cage vias include a second set of cage vias that extend from the unbalanced connection part-way through the printed wiring board. The second set of cage vias are part of a second circular arc and are connected to the electrical ground through a second ground ring. The second circular arc is longer than the first circular arc.Type: ApplicationFiled: March 29, 2021Publication date: September 29, 2022Applicant: Raytheon CompanyInventors: Angelo M. Puzella, John B. Francis
-
Patent number: 10276282Abstract: A coaxial transmission line structure having a center conductor section having an input contact and an output contact the output contact being larger than the input contact, the center conductor having a plurality of different geometrically shaped, electrically conductive layers having sizes progressively increasing from the input contact to the larger output contact to conductor transition from the input contact to the larger output contact, the electrically conductive layers being electrically interconnected by staggered microvias passing through dielectric layers to the center, and (B) an outer conductor section disposed about, coaxial with, and electrically isolated from, the center conductor by the dielectric layers.Type: GrantFiled: July 28, 2017Date of Patent: April 30, 2019Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Lance A. Auer, Norman Armendariz, Donald A. Bozza, John B. Francis, Philip M. Henault, Randal W. Oberle, Susan C. Trulli, Dimitry Zarkh
-
Publication number: 20190035517Abstract: A coaxial transmission line structure having a center conductor section having an input contact and an output contact the output contact being larger than the input contact, the center conductor having a plurality of different geometrically shaped, electrically conductive layers having sizes progressively increasing from the input contact to the larger output contact to conductor transition from the input contact to the larger output contact, the electrically conductive layers being electrically interconnected by staggered microvias passing through dielectric layers to the center, and (B) an outer conductor section disposed about, coaxial with, and electrically isolated from, the center conductor by the dielectric layers.Type: ApplicationFiled: July 28, 2017Publication date: January 31, 2019Applicant: Raytheon CompanyInventors: Angelo M. Puzella, Lance A. Auer, Norman Armendariz, Donald A. Bozza, John B. Francis, Philip M. Henault, Randal W. Oberle, Susan C. Trulli, Dimitry Zarkh
-
Patent number: 9974159Abstract: An radio-frequency (RF) interposer enables low-cost, high-performance RF interconnection of two or more large-area printed wiring boards (PWBs). The RF interposer may be provided as a multi-port coaxial structure embedded in a metal (or metalized) carrier. The RF interposer may include one or more conductive shims having spring fingers to provide contact across air-gaps between a PWB RF ground plane and a ground plane of the RF interposer. Retractable pins may be used as the coaxial transmission line center conductors. The RF interposer may be provided as an N×M grid of unit cells each having one or more RF ports and a cavities to provide clearance for a PWB component.Type: GrantFiled: November 18, 2015Date of Patent: May 15, 2018Assignee: Raytheon CompanyInventors: Angelo M. Puzella, John B. Francis, Dennis W. Mercier, John Sangiolo, Mark Ackerman, Ethan S. Heinrich
-
Publication number: 20170142824Abstract: An radio-frequency (RF) interposer enables low-cost, high-performance RF interconnection of two or more large-area printed wiring boards (PWBs). The RF interposer may be provided as a multi-port coaxial structure embedded in a metal (or metalized) carrier. The RF interposer may include one or more conductive shims having spring fingers to provide contact across air-gaps between a PWB RF ground plane and a ground plane of the RF interposer. Retractable pins may be used as the coaxial transmission line center conductors. The RF interposer may be provided as an N×M grid of unit cells each having one or more RF ports and a cavities to provide clearance for a PWB component.Type: ApplicationFiled: November 18, 2015Publication date: May 18, 2017Inventors: Angelo M. Puzella, John B. Francis, Dennis W. Mercier, John Sangiolo, Mark Ackerman, Ethan S. Heinrich
-
Patent number: 9172145Abstract: A mixed-signal, multilayer printed wiring board fabricated in a single lamination step is described. The PWB includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the PWB. The PWB includes a number of unit cells with radiating elements and an RF cage disposed around each unit cell to isolate the unit cell. A plurality of flip-chip circuits are disposed on an external surface of the PWB and a heat sink can be disposed over the flip chip components.Type: GrantFiled: October 3, 2014Date of Patent: October 27, 2015Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Donald A. Bozza, James A. Robbins, John B. Francis
-
Patent number: 9124361Abstract: Embodiments of the concepts described herein are directed toward a common RF building block in the form of a monolithic assembly for an AESA array featuring a scalable RF design based on 2n:3 combining. The monopulse network building blocks are substantially identical, enabling an interchangeable sub-array architecture that is independent of position in the AESA aperture and receive sum channel sidelobe performance. In one embodiment, a passive Monopulse Beamformer may provide the passive 2n:3 RF coupling/combining network and an active Monopulse Processor may perform amplitude and phase weighting for the combined signals from the Monopulse Beamformer.Type: GrantFiled: October 6, 2011Date of Patent: September 1, 2015Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Tunglin L. Tsai, John B. Francis, Donald A. Bozza, Kathe I. Scott, Patricia S. Dupuis
-
Patent number: 9019166Abstract: In one aspect, an active electronically scanned array (AESA) card includes a printed wiring board (PWB) that includes a first set of metal layers used to provide RF signal distribution, a second set of metal layers used to provide digital logical distribution, a third set of metal layers used to provide power distribution and a fourth set of metal layers used to provide RF signal distribution. The PWB comprises at least one transmit/receive (T/R) channel used in an AESA.Type: GrantFiled: November 14, 2011Date of Patent: April 28, 2015Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Patricia S. Dupuis, Craig C. Lemmler, Donald A. Bozza, Kassam K. Bellahrossi, James A. Robbins, John B. Francis
-
Patent number: 8981869Abstract: A multilayer circuit board assembly includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the circuit board assembly. The RF interconnects can include one or more RF matching pads which provide a mechanism for matching impedance characteristics of RF stubs to provide the RF interconnects having desired insertion loss and impedance characteristics over a desired RF operating frequency band. The RF matching pads allow the manufacture of circuit boards having RF interconnects without the need to perform any back drill and back fill operation to remove stub portions of the RF interconnects in the multilayer circuit board assembly.Type: GrantFiled: January 27, 2010Date of Patent: March 17, 2015Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello
-
Publication number: 20150015453Abstract: A mixed-signal, multilayer printed wiring board fabricated in a single lamination step is described. The PWB includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the PWB. The PWB includes a number of unit cells with radiating elements and an RF cage disposed around each unit cell to isolate the unit cell. A plurality of flip-chip circuits are disposed on an external surface of the PWB and a heat sink can be disposed over the flip chip components.Type: ApplicationFiled: October 3, 2014Publication date: January 15, 2015Inventors: Angelo M. Puzella, Donald A. Bozza, James R. Robbins, John B. Francis
-
Publication number: 20130088381Abstract: Embodiments of the concepts described herein are directed toward a common RF building block in the form of a monolithic assembly for an AESA array featuring a scalable RF design based on 2n:3 combining. The monopulse network building blocks are substantially identical, enabling an interchangeable sub-array architecture that is independent of position in the AESA aperture and receive sum channel sidelobe performance. In one embodiment, a passive Monopulse Beamformer may provide the passive 2n:3 RF coupling/combining network and an active Monopulse Processor may perform amplitude and phase weighting for the combined signals from the Monopulse Beamformer.Type: ApplicationFiled: October 6, 2011Publication date: April 11, 2013Applicant: Raytheon CompanyInventors: Angelo M. Puzella, Tunglin L. Tsai, John B. Francis, Donald A. Bozza, Kathe I. Scott, Patricia S. Dupuis
-
Publication number: 20120313818Abstract: In one aspect, an active electronically scanned array (AESA) card includes a printed wiring board (PWB) that includes a first set of metal layers used to provide RF signal distribution, a second set of metal layers used to provide digital logical distribution, a third set of metal layers used to provide power distribution and a fourth set of metal layers used to provide RF signal distribution. The PWB comprises at least one transmit/receive (T/R) channel used in an AESA.Type: ApplicationFiled: November 14, 2011Publication date: December 13, 2012Applicant: Raytheon CompanyInventors: Angelo M. Puzella, Patricia S. Dupuis, Craig C. Lemmler, Donald A. Bozza, Kassam K. Bellahrossi, James A. Robbins, John B. Francis
-
Patent number: 8279131Abstract: A mixed-signal, multilayer printed wiring board fabricated in a single lamination step is described. The PWB includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the PWB. The PWB includes a number of unit cells with radiating elements and an RF cage disposed around each unit cell to isolate the unit cell. A plurality of flip-chip circuits are disposed on an external surface of the PWB and a heat sink can be disposed over the flip chip components.Type: GrantFiled: June 15, 2009Date of Patent: October 2, 2012Assignee: Raytheon CompanyInventors: Angelo M Puzella, Joseph A. Licciardello, Patricia S. Dupuis, John B. Francis, Kenneth S. Komisarek, Donald A. Bozza, Roberto W. Alm
-
Publication number: 20100126010Abstract: A multilayer circuit board assembly includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the circuit board assembly. The RF interconnects can include one or more RF matching pads which provide a mechanism for matching impedance characteristics of RF stubs to provide the RF interconnects having desired insertion loss and impedance characteristics over a desired RF operating frequency band. The RF matching pads allow the manufacture of circuit boards having RF interconnects without the need to perform any back drill and back fill operation to remove stub portions of the RF interconnects in the multilayer circuit board assembly.Type: ApplicationFiled: January 27, 2010Publication date: May 27, 2010Applicant: Raytheon CompanyInventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello
-
Publication number: 20100066631Abstract: A mixed-signal, multilayer printed wiring board fabricated in a single lamination step is described. The PWB includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the PWB. The PWB includes a number of unit cells with radiating elements and an RF cage disposed around each unit cell to isolate the unit cell. A plurality of flip-chip circuits are disposed on an external surface of the PWB and a heat sink can be disposed over the flip chip components.Type: ApplicationFiled: June 15, 2009Publication date: March 18, 2010Applicant: Raytheon CompanyInventors: Angelo M. Puzella, Joseph A. Licciardello, Patricia S. Dupuis, John B. Francis, Kenneth S. Komisarek, Donald A. Bozza, Roberto W. Alm
-
Patent number: 7671696Abstract: A multilayer circuit board assembly includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the circuit board assembly. The RF interconnects can include one or more RF matching pads which provide a mechanism for matching impedance characteristics of RF stubs to provide the RF interconnects having desired insertion loss and impedance characteristics over a desired RF operating frequency band. The RF matching pads allow the manufacture of circuit boards having RF interconnects without the need to perform any back drill and back fill operation to remove stub portions of the RF interconnects in the multilayer circuit board assembly.Type: GrantFiled: November 9, 2006Date of Patent: March 2, 2010Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello
-
Publication number: 20100033262Abstract: A multilayer circuit board assembly includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the circuit board assembly. The RF interconnects can include one or more RF matching pads which provide a mechanism for matching impedance characteristics of RF stubs to provide the RF interconnects having desired insertion loss and impedance characteristics over a desired RF operating frequency band. The RF matching pads allow the manufacture of circuit boards having RF interconnects without the need to perform any back drill and back fill operation to remove stub portions of the RF interconnects in the multilayer circuit board assembly.Type: ApplicationFiled: November 9, 2006Publication date: February 11, 2010Inventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello
-
Publication number: 20080074324Abstract: A radiator includes a waveguide having an aperture and a patch antenna disposed in the aperture. In one embodiment, an antenna includes an array of waveguide antenna elements, each element having a cavity, and an array of patch antenna elements including an upper patch element and a lower patch element disposed in the cavity.Type: ApplicationFiled: September 21, 2006Publication date: March 27, 2008Inventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello
-
Patent number: 7348932Abstract: A radiator includes a waveguide having an aperture and a patch antenna disposed in the aperture. In one embodiment, an antenna includes an array of waveguide antenna elements, each element having a cavity, and an array of patch antenna elements including an upper patch element and a lower patch element disposed in the cavity.Type: GrantFiled: September 21, 2006Date of Patent: March 25, 2008Assignee: Raytheon CompanyInventors: Angelo M. Puzella, Joseph M. Crowder, Patricia S. Dupuis, Michael C. Fallica, John B. Francis, Joseph A. Licciardello