Patents by Inventor John B. Riley, III

John B. Riley, III has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11344328
    Abstract: In one instance, a medical device for harvesting epidermal tissue from a patient includes a first compartment that is mateable with a second, disposable compartment that goes against the skin. The first compartment has a floor that is formed, at least in part, by a first printed circuit board. The ceiling of the second, disposable compartment is formed at least in part by a second printed circuit board that electrically couples with the first printed circuit board when in a mated position. Suction is delivered to the second compartment to pull skin through apertures on the floor of the second compartment to form blisters that are harvested to obtain epidermal tissue. The first compartment remains uncontaminated in use and the second compartment is disposable. Other features are presented; some of which include a thermal sensor in the second compartment for temperature control, clear side walls, and a distributed heating element.
    Type: Grant
    Filed: September 19, 2019
    Date of Patent: May 31, 2022
    Assignee: Tara Medical Devices, LLC
    Inventors: John B. Riley, III, Max Alan Probasco
  • Publication number: 20210085355
    Abstract: In one instance, a medical device for harvesting epidermal tissue from a patient includes a first compartment that is mateable with a second, disposable compartment that goes against the skin. The first compartment has a floor that is formed, at least in part, by a first printed circuit board. The ceiling of the second, disposable compartment is formed at least in part by a second printed circuit board that electrically couples with the first printed circuit board when in a mated position. Suction is delivered to the second compartment to pull skin through apertures on the floor of the second compartment to form blisters that are harvested to obtain epidermal tissue. The first compartment remains uncontaminated in use and the second compartment is disposable. Other features are presented; some of which include a thermal sensor in the second compartment for temperature control, clear side walls, and a distributed heating element.
    Type: Application
    Filed: September 19, 2019
    Publication date: March 25, 2021
    Inventors: John B. Riley, III, Max Alan Probasco
  • Patent number: 8329581
    Abstract: A microelectronic package includes a microelectronic element having faces and contacts, the microelectronic element having an outer perimeter, and a substrate overlying and spaced from a first face of the microelectronic element, whereby an outer region of the substrate extends beyond the outer perimeter of the microelectronic element. The microelectronic package includes a plurality of etched conductive posts exposed at a surface of the substrate and being electrically interconnected with the microelectronic element, whereby at least one of the etched conductive posts is disposed in the outer region of the substrate. The package includes an encapsulating mold material in contact with the microelectronic element and overlying the outer region of the substrate, the encapsulating mold material extending outside of the etched conductive posts for defining an outermost edge of the microelectronic package.
    Type: Grant
    Filed: July 14, 2011
    Date of Patent: December 11, 2012
    Assignee: Tessera, Inc.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed
  • Publication number: 20110269272
    Abstract: A microelectronic package includes a microelectronic element having faces and contacts, the microelectronic element having an outer perimeter, and a substrate overlying and spaced from a first face of the microelectronic element, whereby an outer region of the substrate extends beyond the outer perimeter of the microelectronic element. The microelectronic package includes a plurality of etched conductive posts exposed at a surface of the substrate and being electrically interconnected with the microelectronic element, whereby at least one of the etched conductive posts is disposed in the outer region of the substrate. The package includes an encapsulating mold material in contact with the microelectronic element and overlying the outer region of the substrate, the encapsulating mold material extending outside of the etched conductive posts for defining an outermost edge of the microelectronic package.
    Type: Application
    Filed: July 14, 2011
    Publication date: November 3, 2011
    Applicant: TESSERA, INC.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed
  • Patent number: 7999397
    Abstract: A microelectronic package includes a microelectronic element having faces and contacts, the microelectronic element having an outer perimeter, and a substrate overlying and spaced from a first face of the microelectronic element, whereby an outer region of the substrate extends beyond the outer perimeter of the microelectronic element. The microelectronic package includes a plurality of etched conductive posts exposed at a surface of the substrate and being electrically interconnected with the microelectronic element, whereby at least one of the etched conductive posts is disposed in the outer region of the substrate. The package includes an encapsulating mold material in contact with the microelectronic element and overlying the outer region of the substrate, the encapsulating mold material extending outside of the etched conductive posts for defining an outermost edge of the microelectronic package.
    Type: Grant
    Filed: May 28, 2010
    Date of Patent: August 16, 2011
    Assignee: Tessera, Inc.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed
  • Patent number: 7935569
    Abstract: A bottom unit including a bottom unit semiconductor chip is mounted to a circuit board and one or more top elements such as packaged semiconductor chips are mounted to the bottom unit. Both mounting operations can be performed using the same techniques as commonly employed for mounting components to a circuit board. Ordinary packaged chips can be employed as the top elements, thereby reducing the cost of the assembly and allowing customization of the assembly by selecting packaged chips. The assembly achieves benefits similar to those obtained with a preassembled stacked chip unit, but without the expense of special handling of the bare dies included in the packaged chips.
    Type: Grant
    Filed: October 23, 2007
    Date of Patent: May 3, 2011
    Assignee: Tessera, Inc.
    Inventors: Kyong-Mo Bang, David Gibson, Young-Gon Kim, John B. Riley, III
  • Publication number: 20100258956
    Abstract: A microelectronic package includes a microelectronic element having faces and contacts, the microelectronic element having an outer perimeter, and a substrate overlying and spaced from a first face of the microelectronic element, whereby an outer region of the substrate extends beyond the outer perimeter of the microelectronic element. The microelectronic package includes a plurality of etched conductive posts exposed at a surface of the substrate and being electrically interconnected with the microelectronic element, whereby at least one of the etched conductive posts is disposed in the outer region of the substrate. The package includes an encapsulating mold material in contact with the microelectronic element and overlying the outer region of the substrate, the encapsulating mold material extending outside of the etched conductive posts for defining an outermost edge of the microelectronic package.
    Type: Application
    Filed: May 28, 2010
    Publication date: October 14, 2010
    Applicant: Tessera, Inc.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed
  • Patent number: 7745943
    Abstract: A microelectronic package includes a microelectronic element having faces and contacts, the microelectronic element having an outer perimeter, and a substrate overlying and spaced from a first face of the microelectronic element, whereby an outer region of the substrate extends beyond the outer perimeter of the microelectronic element. The microelectronic package includes a plurality of etched conductive posts exposed at a surface of the substrate and being electrically interconnected with the microelectronic element, whereby at least one of the etched conductive posts is disposed in the outer region of the substrate. The package includes an encapsulating mold material in contact with the microelectronic element and overlying the outer region of the substrate, the encapsulating mold material extending outside of the etched conductive posts for defining an outermost edge of the microelectronic package.
    Type: Grant
    Filed: May 3, 2007
    Date of Patent: June 29, 2010
    Assignee: Tessera, Inc.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed
  • Patent number: 7453157
    Abstract: A microelectronic package includes a microelectronic element having faces, contacts and an outer perimeter, and a flexible substrate overlying and spaced from a first face of the microelectronic element, an outer region of the flexible substrate extending beyond the outer perimeter of the microelectronic element. The package includes a plurality of etched conductive posts exposed at a surface of the flexible substrate and being electrically interconnected with the microelectronic element, wherein at least one of the conductive posts is disposed in the outer region of the flexible substrate, and a compliant layer disposed between the first face of the microelectronic element and the flexible substrate, wherein the compliant layer overlies the at least one of the conductive posts that is disposed in the outer region of the flexible substrate.
    Type: Grant
    Filed: May 27, 2005
    Date of Patent: November 18, 2008
    Assignee: Tessera, Inc.
    Inventors: Belgacem Haba, Masud Beroz, Teck-Gyu Kang, Yoichi Kubota, Sridhar Krishnan, John B. Riley, III, Ilyas Mohammed