Patents by Inventor John E. Barth
John E. Barth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080270683Abstract: Systems and methods for a DRAM concurrent refresh engine with processor interface. In exemplary embodiments, memory cells requiring periodic refresh at least once each for a specified refresh interval and words of an array organized banks in which the banks are selected for access by a bank-enable signal, each bank having a word decoder accepting one of two refresh word addresses, one refresh word address for a normal access, and the other for a refresh access, one of the word addresses selected by two separate enable signals, provided by on-macro refresh logic, which includes instructions to select one bank for refresh when no normal access occurs and select one bank for refresh concurrently with a normal access having no bank conflicts, the refresh logic maintaining the refresh status, timing of the refresh interval, and insuring all memory cells are refreshed within the refresh interval.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, Richard E. Matick, Stanley E. Schuster
-
Patent number: 7400546Abstract: A tri-state power gating apparatus for reducing leakage current in a memory array includes a first distributed header device coupled to the memory array, the first distributed header device is configured for limiting leakage current through the memory array; and a header driver operatively coupled to the first distributed header device for enabling tri-state operation of the first distributed header device, wherein tri-state operation includes sleep mode, wake mode, and retention mode.Type: GrantFiled: November 15, 2007Date of Patent: July 15, 2008Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Harold Pilo, Vinod Ramadurai
-
Patent number: 7342839Abstract: A circuit for accessing a memory cell includes a local bitline and a local sense amplifier having a plurality of transistors. The local bitline may be connect the memory cell and the sense amplifier. A first global bitline may be connected to a first one of the plurality of transistors. A second global bitline may be connected to a second one of the plurality of transistors. A secondary sense amplifier may be connected to the first and second global bitlines.Type: GrantFiled: June 23, 2006Date of Patent: March 11, 2008Assignee: International Business Machines CorporationInventor: John E. Barth, Jr.
-
Publication number: 20070297264Abstract: A circuit for accessing a memory cell includes a local bitline and a local sense amplifier having a plurality of transistors. The local bitline may be connect the memory cell and the sense amplifier. A first global bitline may be connected to a first one of the plurality of transistors. A second global bitline may be connected to a second one of the plurality of transistors. A secondary sense amplifier may be connected to the first and second global bitlines.Type: ApplicationFiled: June 23, 2006Publication date: December 27, 2007Inventor: John E. Barth
-
Patent number: 7286425Abstract: Dynamic random access memory (DRAM) sensing is accomplished by using capacitive mismatch between a bit line without a cell and a corresponding bit line with a cell to determine if a selected capacitor holds a one or a zero. Isolators on the bit lines are used to create the mismatch. In this manner, reference cells and bit-line twisting are eliminated, while maintaining rail pre-charge at VDD or ground. Utilizing short bit-lines, ‘Zero’ (for GND pre-charge) can be sensed by means of inherent capacitive mis-match. The zero will hold the bit-line at GND, the bit-line without a cell (or with fewer cells) will have less capacitance and rise faster than the bit-line with the cell due to capacitive mis-match. For sensing a ‘one’, the bit-line will have enough signal to overcome the capacitive mis-match.Type: GrantFiled: October 31, 2005Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventor: John E. Barth, Jr.
-
Patent number: 7243279Abstract: A method and circuit design for enabling both shift path and scan path functionality with a single port LSSD latch designed for scan path functionality only, without increasing the device's internal real estate and without substantial increase in overall device real estate. The circuit design eliminates the need for additional logic components to be built into the internal circuitry of the device and also eliminates the cost of providing dual port LSSD latches within the device. Implementation of the invention involves providing a unique configuration of low level logic components as input circuitry that is coupled to a pair of single port LSSD latches that operate as the input latches for the device. The low level logic components accomplishes the splitting of scan chain inputs and shift chain inputs to the input latches and thus enables the single ported LSSD latches to operate with similar functionality as dual ported LSSD latches.Type: GrantFiled: August 26, 2003Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Darren L. Anand, John E. Barth, Jr., Steven F. Oakland, Michael R. Ouellette
-
Patent number: 7193262Abstract: A novel trench-type decoupling capacitor structure and low-cost manufacturing process to create trench decoupling capacitors (decaps). In a unique aspect, the invention necessitates the addition of only a simplified trench to a base logic design.Type: GrantFiled: December 15, 2004Date of Patent: March 20, 2007Assignee: International Business Machines CorporationInventors: Herbert L. Ho, John E. Barth, Jr., Ramachandra Divakaruni, Wayne F. Ellis, Johnathan E. Faltermeier, Brent A. Anderson, Subramanian S. Iyer, Deok-Kee Kim, Randy W. Mann, Paul C. Parries
-
Patent number: 7089136Abstract: An electrical fuse circuit design for reducing the testing time for a semiconductor device manufactured with redundant eFuse circuitry. A two-to-one multiplexer (MUX) is provided at each eFuse circuit in addition to the fuse latch and pattern latch. Information on which fuse is to be blown is stored in the fuse's pattern latch. The output of the pattern latch is ANDed with a program input to provide a select signal for the MUX. Based on the select signal, the MUX allows the shifted “1” to either go to the next latch in the shift chain or bypass the next latch or latches in the shift chain when the next fuse(s) is not to be blown. Accordingly, the invention enables only those fuse latches associated with fuses that are to be blown to hold up the propagation of the shifted “1” to the next eFuse circuits.Type: GrantFiled: July 18, 2003Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: Darren L. Anand, John E. Barth, Jr., Steven F. Oakland, Michael R. Ouellette
-
Patent number: 7085971Abstract: An ECC based system and method within an integrated circuit memory for self-repair of a failed memory element is disclosed. The method includes processing, within the integrated circuit, data and check bits retrieved from addressed memory locations therein. The locations of memory failures are automatically recorded within the integrated circuit. Logic circuits within the integrated circuit automatically identify failure patterns based on the locations. Based on the identified failure patterns, logic circuits within the integrated circuit then permanently replace a failed memory element with an appropriate redundancy element, using devices such as electronic fuse or antifuse. In this manner, the integrated circuit automatically identifies and effects self repair of a failed memory element therein.Type: GrantFiled: October 25, 2001Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Wayne F. Ellis, John A. Fifield
-
Patent number: 7061793Abstract: A method for small signal sensing during a read operation of a static random access memory (SRAM) cell includes coupling a pair of complementary sense amplifier data lines to a corresponding pair of complementary bit lines associated with the SRAM cell, and setting a sense amplifier so as to amplify a signal developed on the sense amplifier data lines, wherein the bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.Type: GrantFiled: March 19, 2004Date of Patent: June 13, 2006Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., George M. Braceras, Harold Pilo
-
Patent number: 7046565Abstract: An electronic memory system includes a memory array of a number of pair of bitlines comprising a true bitline and a complementary bitline. A first normal cell connects to the true bitline (BT0) and a second normal cell connects to the complementary bitline (BC0). A first reference cell connects to the true bitline and a second reference cell connects to the complementary bitline. A clock generates timing pulses including short circuiting-equalization pulses and selectively provides reference potential pulses in a reference potential mode of operation. A sense amplifier has a true terminal connected to the true bitline and a complementary terminal connected to the complementary bitline. An equalization short circuiting circuit connects to the clock and to the true bitline and the complementary bitline for short circuiting the true bitline and the complementary bitline together in response to the short circuiting pulses to equalize the electric potential thereon as a function of short circuiting-equalization.Type: GrantFiled: February 22, 2005Date of Patent: May 16, 2006Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Hoki Kim
-
Patent number: 7012826Abstract: A bitline structure for a memory array includes a first pair of complementary bitlines and a second pair of complementary bitlines. Both the first and second pair of complementary bitlines have a twist at a location corresponding to about ¼ of the total length of the bitline structure. The second pair of complementary bitlines further have a twist at a location corresponding to about ½ of the total length of the bitline structure, and both the first and second pair of complementary bitlines have a twist at a location corresponding to about ¾ the total length of the bitline structure.Type: GrantFiled: March 31, 2004Date of Patent: March 14, 2006Assignee: International Business Machines CorporationInventor: John E. Barth, Jr.
-
Patent number: 6995585Abstract: A self-timed data transmission system includes a data bit group defined by at least two data bits to be transmitted from a corresponding plurality of transmitting storage elements. A corresponding plurality of data receiving storage elements receives the data transmitted from said transmitting storage elements. Encoding logic is used for encoding the transmitted data from the transmitting storage elements, wherein the encoded transmitted data is coupled to a plurality of data lines. The encoding logic is further configured so as to result in only one of the plurality of data lines being activated during a given data transmission cycle.Type: GrantFiled: August 5, 2003Date of Patent: February 7, 2006Assignee: International Business Machines CorporationInventors: Darren L. Anand, John E. Barth, Jr.
-
Patent number: 6967885Abstract: A concurrent refresh mode is realized by allowing a memory array to be refreshed by way of a refresh bank select signal, while concurrently enabling a memory access operation in another array. The refresh address management is greatly simplified by the insertion of row address counter integrated within each array. In the preferred embodiment, any combination of a plurality of the memory arrays is refreshed simultaneously while enabling a memory access operation. This concurrent mode also supports a multi-bank operation.Type: GrantFiled: January 15, 2004Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Toshiaki Kirihata, Paul C. Parries
-
Patent number: 6845059Abstract: A memory architecture that utilizes single-ended dual-port destructive write memory cells and a local write-back buffer is described. Each cell has separate read and write ports that make it possible to read-out data from cells on one wordline in the array, and subsequently write-back to those cells while simultaneously reading-out the cell on another wordline in the array. By implementing an array of sense amplifiers such that one amplifier is coupled to each read bitline, and a latch receiving the result of the sensed data and delivering this data to the write data lines, it is possible to ‘pipeline’ the read-out and write-back phases of the read cycle. This allows for a write-back phase from one cycle to occur simultaneously with the read-out phase of another cycle.Type: GrantFiled: June 26, 2003Date of Patent: January 18, 2005Assignee: International Business Machines CorporationInventors: Matthew R. Wordeman, John E. Barth, Toshiaki Kirihata
-
Publication number: 20040264279Abstract: A memory architecture that utilizes single-ended dual-port destructive write memory cells and a local write-back buffer is described. Each cell has separate read and write ports that make it possible to read-out data from cells on one wordline in the array, and subsequently write-back to those cells while simultaneously reading-out the cell on another wordline in the array. By implementing an array of sense amplifiers such that one amplifier is coupled to each read bitline, and a latch receiving the result of the sensed data and delivering this data to the write data lines, it is possible to ‘pipeline’ the read-out and write-back phases of the read cycle. This allows for a write-back phase from one cycle to occur simultaneously with the read-out phase of another cycle.Type: ApplicationFiled: June 26, 2003Publication date: December 30, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Matthew R. Wordeman, John E. Barth, Toshiaki Kirihata
-
Patent number: 6788591Abstract: A control circuit for a memory array device having one or more memory storage cells associated therewith includes a true bit-line and a complementary bit-line coupled to the one or more memory storage cells. A sense amplifier is coupled to the true and complementary bit-lines, the sense amplifier being configured to amplify a small voltage difference between the true bit-line and the complementary bit-line to a full level signal at predetermined high and low logic voltage levels. A bit-switch pair selectively couples the bit-lines and said sense amplifier to fan-in circuitry, and is further configured so as to couple the fan-in circuitry to the true and complementary bit-lines prior to the activation of a wordline associated with a selected cell for a write operation thereto. Thereby, the write operation to the selected cell is commenced prior to the completion of time associated with signal development on the true and complementary bit-lines.Type: GrantFiled: August 26, 2003Date of Patent: September 7, 2004Assignee: International Business Machines CorporationInventors: Darren L. Anand, John E. Barth, Jr.
-
Patent number: 6766468Abstract: A method of memory BIST (Built-In Self Test) and memory repair that stores a redundancy calculation on-chip, as opposed to scanning this data off-chip for later use. This method no longer requires level-sensitive scan design (LSSD) scanning of memory redundancy data off-chip to the tester, and therefore does not require re-contacting of the chip for electrical fuse blow.Type: GrantFiled: July 11, 2001Date of Patent: July 20, 2004Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Jeffrey H. Dreibelbis, Michael R. Ouellette
-
Patent number: 6738300Abstract: A sensing circuit for performing a direct read of a DRAM memory cell by using a high transfer ratio and a single ended read of a single bitline, wherein a limited number of memory cells are connected to the single bitline to limit the capacitance thereof to provide the high transfer ration. The direct read circuit includes four transistor devices, with three devices preferentially being nFETs. The direct read circuit provides a self-timed write back of data to a memory cell after the data is destructively read from the memory cell in a read operation, provides significant electrical power savings relative to prior art read circuits, as a read operation of a data 0 does not utilize any significant electrical power, and in a folded bitline architecture provides improved noise immunity as each non-active bitline shields an adjacent active bitline.Type: GrantFiled: August 26, 2002Date of Patent: May 18, 2004Assignee: International Business Machines CorporationInventor: John E. Barth, Jr.
-
Patent number: 6728159Abstract: A growable multibank DRAM macro is achieved with a flexible multibank interface which can be grown without redesign and without change of appearance/behavior to the customer. The interface is preferably characterized by the presence of bank select inputs (pins) which permit selection of one or more banks of the macro. The banks preferably each have respective row decode circuitry and respective limited repair redundancy.Type: GrantFiled: December 21, 2001Date of Patent: April 27, 2004Assignee: International Business Machines CorporationInventors: Darren L. Anand, John E. Barth, Jr.