Patents by Inventor John Gow, 3rd

John Gow, 3rd has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5168368
    Abstract: An improved package for semiconductor chips, and method of forming the package are provided. The package includes a lead frame having a central chip bonding portion and first and second sets of interdigitaled fingers. The inner ends of the first set of fingers terminate at a distance from the central chip bonding portion closer than the inner ends of the fingers of the second set at fingers. A semiconductor chip, having input/output pads is bonded to the central chip bonding portion. A first set of wires directly couples respective input/output pads on the chip to the first set of fingers. A second set of wires couples respective input/output pads on the chip with the second set of fingers. Each of the wires of the second set of wires has a first segment extending from its respective input/output pad to an intermediate bonding region, and a second segment extending from the intermediate bonding region to its respective finger of the second set of fingers.
    Type: Grant
    Filed: May 9, 1991
    Date of Patent: December 1, 1992
    Assignee: International Business Machines Corporation
    Inventors: John Gow, 3rd, Richard W. Noth
  • Patent number: 5138430
    Abstract: According to the present invention, an improved chip and leadframe package assembly and method of making the same is provided. The package assembly is comprised of a metal leadframe having a chip bond pedestal centrally located and a plurality of discrete leads surrounding the pedestal. An I/C (integrated circuit) semiconductor chip is mounted on the pedestal, the chip having a plurality of connection or bonding pads disposed around the periphery. An interposer having a layer of dielectric material and discrete metal lines formed thereon is mounted on an apron of the chip bonding pedestal between the location of the chip and the inner discrete leads of the leadframe. Connections are provided between the bonding pads on the chip and the respective lines on the interposer and connections are also provided between the fingers and the respective lines on the leadframe.
    Type: Grant
    Filed: June 6, 1991
    Date of Patent: August 11, 1992
    Assignee: International Business Machines Corporation
    Inventors: John Gow, 3rd, Richard W. Noth
  • Patent number: 4191938
    Abstract: A method for laser trimming of resistors which includes sputter depositing or vaporizing resistor material in a limited area but the resistor geometry and trimming location is designed to achieve a maximum resistor trimming range with a minimum substrate area occupied by the resistor. A cermet resistor is fabricated on a metallized ceramic substrate with the resistor having a low length to width ratio. A laser cut is used to provide resistor values greater than 250 ohms and up to 16000 ohms.
    Type: Grant
    Filed: July 3, 1978
    Date of Patent: March 4, 1980
    Assignee: International Business Machines Corporation
    Inventors: John Gow, 3rd, Herman S. Hoffman, Earl Stephans