Patents by Inventor John H. Arends
John H. Arends has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9898386Abstract: An approach is provided in which an endianness violation detection sub-system detects endianness violations between hardware units. The endianness violation detection sub-system tracks memory operations performed by multiple hardware units via debug channels and generates lookup table entries that are stored in a lookup table. When the endianness violation detection sub-system detects endianness relevant load attributes of a load operation that are different than corresponding endianness relevant store attributes of a store operation, the endianness violation detection sub-system generates an endianness violation. In one embodiment, the endianness violation detection sub-system identifies an endianness violation when the endianness violation detection sub-system detects a difference in the byte ordering type between a hardware unit performing a store operation and a hardware unit performing a load operation.Type: GrantFiled: October 15, 2013Date of Patent: February 20, 2018Assignee: NXP USA, INC.Inventors: Brian C. Kahne, John H. Arends, Richard G. Collins, James C. Holt
-
Publication number: 20150106793Abstract: An approach is provided in which an endianness violation detection sub-system detects endianness violations between hardware units. The endianness violation detection sub-system tracks memory operations performed by multiple hardware units via debug channels and generates lookup table entries that are stored in a lookup table. When the endianness violation detection sub-system detects endianness relevant load attributes of a load operation that are different than corresponding endianness relevant store attributes of a store operation, the endianness violation detection sub-system generates an endianness violation. In one embodiment, the endianness violation detection sub-system identifies an endianness violation when the endianness violation detection sub-system detects a difference in the byte ordering type between a hardware unit performing a store operation and a hardware unit performing a load operation.Type: ApplicationFiled: October 15, 2013Publication date: April 16, 2015Inventors: Brian C. Kahne, John H. Arends, Richard G. Collins, James C. Holt
-
Patent number: 7188262Abstract: Power is conserved in a data processing system that includes a processor core and system circuitry coupled to the processor core. A first method for conserving power includes entering a low power state by the processor and the system circuitry and enabling bus arbitration by the processor while the processor core remains in the low power state. One embodiment further contemplates a method of conserving power by granting bus access to a requesting device and entering a power conservation mode by the processor core in response thereto. Bus operations are then performed while the processor core remains in the power conservation mode. Another embodiment contemplates a method of debugging a data processing system in which a debug state is entered by the processor and the system circuitry and, thereafter, bus arbitration is enabled by the processor while the processor core remains in the debug state.Type: GrantFiled: February 28, 2003Date of Patent: March 6, 2007Assignee: Freescale Semiconductor, Inc.Inventors: John H. Arends, William C. Moyer, Steven L. Schwartz
-
Patent number: 7117346Abstract: A data processing system having multiple register contexts is described. One embodiment of the present invention uses a user programmable context control register for each of the multiple register contexts to allow for the mapping of portions of an alternate register context into a current register context. The context control register may also be used to provide for the sharing of common stack pointers among multiple register contexts. Therefore, when operating in a current register context, the context control register may be used to access portions of an alternate register context in place of accessing corresponding portions of the current register context.Type: GrantFiled: May 31, 2002Date of Patent: October 3, 2006Assignee: Freescale Semiconductor, Inc.Inventors: William C. Moyer, John H. Arends
-
Patent number: 6976110Abstract: A method for reducing interrupt latency in a data processing system wherein a storage device is provided having a predetermined maximum number of storage locations. Data execution circuitry is coupled to the storage device for providing data to the storage device and storing the data in the storage device. Interrupt control circuitry is coupled to the data execution circuitry, wherein the interrupt control circuitry interrupts the data execution circuitry. The data stored in the storage device is completely outputted, thereby having an associated interrupt latency resulting from the output of the stored data. The storage capacity of the storage device is changed dynamically to minimize the interrupt latency. The storage device has a utilization value that varies between a predetermined minimum number of storage locations and the predetermined maximum number of storage locations based upon an operating mode of the data processing system.Type: GrantFiled: December 18, 2003Date of Patent: December 13, 2005Assignee: Freescale Semiconductor, Inc.Inventors: William C. Moyer, John H. Arends
-
Patent number: 6865667Abstract: Embodiments of the present invention relate generally to data processing systems having redirecting circuitry. For example, one embodiment relates to redirecting program flow in a data processing system having a data processor for executing instructions, and circuitry that redirects program flow by identifying an address corresponding to an instruction provided to the data processor for which program execution should be redirected when the instruction is decoded by the data processor. The circuitry also generates a control field having an offset corresponding to the address and using the control field to determine when program flow should be redirected. The circuitry creates a redirected address value by combining a portion of the control field with a predetermined address. The data processor implements redirection of program flow by utilizing the redirected address value. Embodiments also relate to redirecting data accesses and to redirecting program flow while remaining in a same execution context.Type: GrantFiled: March 5, 2001Date of Patent: March 8, 2005Assignee: Freescale Semiconductors, Inc.Inventors: William C. Moyer, Jeffrey W. Scott, John H. Arends
-
Patent number: 6751724Abstract: Embodiments of the present invention relate to instruction fetching in data processing systems. One aspect involves a data processor (202) to execute instructions and to fetch instructions from a memory (208) according to a fetch size. This data processor (202) comprises a first input (212) to receive instructions, control logic (402) to decode the instructions, and an instruction pipeline (400) coupled to the first input (212) and the control logic (400). The instruction pipeline (400) is responsive to a first signal (214) to set the fetch size to one of a first size and a second size. The data processor (202) therefore allows an instruction fetch policy to be altered based on the characteristics of an accessed device in order to achieve improved performance.Type: GrantFiled: April 19, 2000Date of Patent: June 15, 2004Assignee: Motorola, Inc.Inventors: William C. Moyer, Jeffrey W. Scott, James S. Thomas, John H. Arends, John J. Vaglica
-
Publication number: 20030226001Abstract: A data processing system having multiple register contexts is described. One embodiment of the present invention uses a user programmable context control register for each of the multiple register contexts to allow for the mapping of portions of an alternate register context into a current register context. The context control register may also be used to provide for the sharing of common stack pointers among multiple register contexts. Therefore, when operating in a current register context, the context control register may be used to access portions of an alternate register context in place of accessing corresponding portions of the current register context.Type: ApplicationFiled: May 31, 2002Publication date: December 4, 2003Inventors: William C. Moyer, John H. Arends
-
Publication number: 20030140263Abstract: A data processing system and associated methods are disclosed for conserving power in a data processing system that includes a processor core and system circuitry coupled to the processor core. A first method includes entering a low power state by the processor core and the system circuitry and enabling bus arbitration by the processor core while the processor core remains in the low power state. One embodiment of the present invention further contemplates a method of conserving power in a data processing system by granting bus access to a requesting device and entering a power conservation mode by the processor core in response thereto. Bus operations are then performed while the processor core remains in the power conservation mode.Type: ApplicationFiled: February 28, 2003Publication date: July 24, 2003Inventors: John H. Arends, William C. Moyer, Steven L. Schwartz
-
Patent number: 6591378Abstract: A method for debug control in a pipelined data processor where an offset is determined for the program counter (PC) based on the state of the pipeline. The offset is subtracted from the PC value at the end of a debug session. The resultant PC value restarts fetching of a last unsuccessfully completed instruction. If the offset indicates a change to the PC value, the instruction register is adjusted to a nop to allow the pipeline to restart execution after the last successfully completed instruction. In one embodiment, the state of the machine is preserved prior to exception handling.Type: GrantFiled: February 22, 2000Date of Patent: July 8, 2003Assignee: Motorola, Inc.Inventors: John H. Arends, Jeffrey W. Scott, William C. Moyer
-
Patent number: 6560712Abstract: Power is conserved in a data processing system that includes a processor core and system circuitry coupled to the processor core. A first method for conserving power includes entering a low power state by the processor and the system circuitry and enabling bus arbitration by the processor while the processor core remains in the low power state. One embodiment further contemplates a method of conserving power by granting bus access to a requesting device and entering a power conservation mode by the processor core in response thereto. Bus operations are then performed while the processor core remains in the power conservation mode. Another embodiment contemplates a method of debugging a data processing system in which a debug state is entered by the processor and the system circuitry and, thereafter, bus arbitration is enabled by the processor while the processor core remains in the debug state.Type: GrantFiled: November 16, 1999Date of Patent: May 6, 2003Assignee: Motorola, Inc.Inventors: John H. Arends, William C. Moyer, Steven L. Schwartz
-
Publication number: 20020124161Abstract: Embodiments of the present invention relate generally to data processing systems having redirecting circuitry. For example, one embodiment relates to redirecting program flow in a data processing system having a data processor for executing instructions, and circuitry that redirects program flow by identifying an address corresponding to an instruction provided to the data processor for which program execution should be redirected when the instruction is decoded by the data processor. The circuitry also generates a control field having an offset corresponding to the address and using the control field to determine when program flow should be redirected. The circuitry creates a redirected address value by combining a portion of the control field with a predetermined address. The data processor implements redirection of program flow by utilizing the redirected address value. Embodiments also relate to redirecting data accesses and to redirecting program flow while remaining in a same execution context.Type: ApplicationFiled: March 5, 2001Publication date: September 5, 2002Inventors: William C. Moyer, Jeffrey W. Scott, John H. Arends
-
Patent number: 6401196Abstract: A specific implementation is disclosed where a backward branch address instruction is fetched at a branch address. The backward branch instruction has an offset value to define the size of a program loop. A counter is set to a value that is proportional to the size of the loop. In one example the counter is set to the offset value. As each instruction of the loop is executed the counter is modified to indicate a remaining number of instructions in the loop. When no instructions remain in the current pass of the loop, the counter is reset to the offset value and the loop is repeated until a termination condition encountered. As part of the implementation the instruction after the branch instruction is read and stored prior to the loop being executed.Type: GrantFiled: June 19, 1998Date of Patent: June 4, 2002Assignee: Motorola, Inc.Inventors: Lea Hwang Lee, William C. Moyer, Jeffrey W. Scott, John H. Arends
-
Patent number: 5860129Abstract: A data processing system (10) provides flexibility in interfacing with both a variety of memory devices (56, 58) and external peripheral devices (58). A control register (94) is provided for dynamically controlling a timing relationship between read and write accesses executed by the data processing system. A first set of bits (WP) stored in the control register determines an amount of time a write enable signal is asserted to indicate a length of time required to write a data value to an external device. By recognizing the difference in the timing requirements for read and write operations among different external peripheral devices and memories, as well as the difference in the timing requirements of read and write operations on the same external device, the first set of bits of the control register uses the best timing scheme available to increase the efficiency of the data processing system.Type: GrantFiled: September 27, 1995Date of Patent: January 12, 1999Assignee: Motorola, Inc.Inventors: William C. Moyer, Charles Kirtland, John H. Arends
-
Patent number: 5752267Abstract: A data processing system (10) flexibly interfaces with both a variety of memory devices and external peripheral devices. A control register (94) is provided for dynamically controlling a timing relationship for read and write accesses executed by the system. A first set of bits (PA) in the control register provides timing control for an initial amount of time required to read a first data value from an external device. A second set of bits (SA) in the control register provides timing control for each successive amount of time required to read a successive data value from the external device.Type: GrantFiled: September 27, 1995Date of Patent: May 12, 1998Assignee: Motorola Inc.Inventors: William C. Moyer, Charles Kirtland, John H. Arends
-
Patent number: 5375216Abstract: A circuit for allowing greater user control over a cache memory is implemented in a data processor (20). Cache control instructions have been implemented to perform touch load, flush, and allocate operations in data cache (54) of data cache unit (24). The control instructions are decoded by both instruction cache unit (26) and sequencer (34) to provide necessary control and address information to load/store unit (28). Load/store unit (28) sequences execution of each of the instructions, and provides necessary control and address information to data cache unit (24) at an appropriate point in time. Cache control logic (60) subsequently processes both the address and control information to provide external signals which are necessary to execute each of the cache control instructions. Additionally, cache control logic (60) provides an external transfer code signal which allows a user to know when a cache transaction is performed.Type: GrantFiled: February 28, 1992Date of Patent: December 20, 1994Assignee: Motorola, Inc.Inventors: William C. Moyer, John H. Arends, Christopher E. White, Keith E. Diefendorff