Patents by Inventor John K. Grooms
John K. Grooms has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11861053Abstract: Techniques for tamper detection of a memory module having non-volatile memory devices resident on a printed circuit board (PCB) by circuitry of a controller also resident on the PCB. Examples include determining resistance values of a character pattern sprayed on a side of a cover facing the non-volatile memory devices using conductive ink following first and second boots of the memory module and asserting a bit of a register to indicate tampering of the memory modules based on a comparison of the resistance values. Tamper policy actions may be initiated based on detection of tampering.Type: GrantFiled: December 16, 2020Date of Patent: January 2, 2024Assignee: Intel CorporationInventors: Shamanna M. Datta, Asher M. Altman, John K. Grooms, Mohamed Arafa
-
Patent number: 11354415Abstract: Technologies disclosed herein provide mitigations against warm boot attacks on memory modules. For instance, in one embodiment, a non-volatile dual in-line memory module (NVDIMM) in a host computing system may detect a transition from a low-power state to a full-power state, receive a nonce value from a processor of the host computing system after the transition, verify the nonce value, and allow access to data stored on the NVDIMM based on successful verification of the nonce value. In another embodiment, an NVDIMM may be locked in response to detecting a transition from a high-power state to a low-power state in a host computing system. After a transition from the low-power state to the full-power state, the NVDIMM may obtain one or more passphrases, verify the one or more passphrases, and allow access to data stored on the NVDIMM based on successful verification of the one or more passphrases.Type: GrantFiled: June 29, 2019Date of Patent: June 7, 2022Assignee: Intel CorporationInventors: Anna Trikalinou, Daniel S. Lake, Sham M. Datta, Asher M. Altman, John K. Grooms
-
Patent number: 11272632Abstract: Examples may include techniques for use of a latch to secure a device inserted in a host computing system. The latch including a housing having holes or ports and an active contacts pad to receive external communication or control links routed through the holes or ports and to further route the communication or control links to circuitry at the device. The latch also including a securing pin attached to a lever to secure the device to the host computing system when the lever is engaged.Type: GrantFiled: March 27, 2020Date of Patent: March 8, 2022Assignee: Intel CorporationInventors: Jorge U. Martinez Araiza, Paul J. Gwin, John K. Grooms
-
Publication number: 20210103684Abstract: Techniques for tamper detection of a memory module having non-volatile memory devices resident on a printed circuit board (PCB) by circuitry of a controller also resident on the PCB. Examples include determining resistance values of a character pattern sprayed on a side of a cover facing the non-volatile memory devices using conductive ink following first and second boots of the memory module and asserting a bit of a register to indicate tampering of the memory modules based on a comparison of the resistance values. Tamper policy actions may be initiated based on detection of tampering.Type: ApplicationFiled: December 16, 2020Publication date: April 8, 2021Inventors: Shamanna M. DATTA, Asher M. ALTMAN, John K. GROOMS, Mohamed ARAFA
-
Publication number: 20200229317Abstract: Examples may include techniques for use of a latch to secure a device inserted in a host computing system. The latch including a housing having holes or ports and an active contacts pad to receive external communication or control links routed through the holes or ports and to further route the communication or control links to circuitry at the device. The latch also including a securing pin attached to a lever to secure the device to the host computing system when the lever is engaged.Type: ApplicationFiled: March 27, 2020Publication date: July 16, 2020Inventors: Jorge U. MARTINEZ ARAIZA, Paul J. GWIN, John K. GROOMS
-
Publication number: 20190325142Abstract: Technologies disclosed herein provide mitigations against warm boot attacks on memory modules. For instance, in one embodiment, a non-volatile dual in-line memory module (NVDIMM) in a host computing system may detect a transition from a low-power state to a full-power state, receive a nonce value from a processor of the host computing system after the transition, verify the nonce value, and allow access to data stored on the NVDIMM based on successful verification of the nonce value. In another embodiment, an NVDIMM may be locked in response to detecting a transition from a high-power state to a low-power state in a host computing system. After a transition from the low-power state to the full-power state, the NVDIMM may obtain one or more passphrases, verify the one or more passphrases, and allow access to data stored on the NVDIMM based on successful verification of the one or more passphrases.Type: ApplicationFiled: June 29, 2019Publication date: October 24, 2019Applicant: Intel CorporationInventors: Anna Trikalinou, Daniel S. Lake, Sham M. Datta, Asher M. Altman, John K. Grooms
-
Patent number: 10163508Abstract: Methods and apparatus related to supporting both DDR (Double Data Rate) and NVM (Non-Volatile Memory) DIMM (Dual Inline Memory Module) on the same memory slot are described. In one embodiment, a DIMM comprises volatile memory and non-volatile memory, and data is communicated with the volatile memory and the non-volatile memory via a single memory slot. Other embodiments are also disclosed and claimed.Type: GrantFiled: February 26, 2016Date of Patent: December 25, 2018Assignee: Intel CorporationInventors: Woojong Han, Mohamed Arafa, Brian S. Morris, Mani Prakash, James K. Pickett, John K. Grooms, Bruce Querbach, Edward L Payton, Dong Wang
-
Publication number: 20170249991Abstract: Methods and apparatus related to supporting both DDR (Double Data Rate) and NVM (Non-Volatile Memory) DIMM (Dual Inline Memory Module) on the same memory slot are described. In one embodiment, a DIMM comprises volatile memory and non-volatile memory, and data is communicated with the volatile memory and the non-volatile memory via a single memory slot. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: February 26, 2016Publication date: August 31, 2017Applicant: Intel CorporationInventors: Woojong Han, Mohamed Arafa, Brian S. Morris, Mani Prakash, James K. Pickett, John K. Grooms, Bruce Querbach, Edward L Payton, Dong Wang
-
Publication number: 20160093377Abstract: Memory modules, controllers, and electronic devices comprising memory modules are described. In one embodiment, a memory module comprises a nonvolatile memory and an interface to a volatile memory bus, at least one input power rail to receive power from a host platform, and a controller comprising logic, at least partially including hardware logic, to convert the power from the input power rail from an input voltage to at least one output voltage, different from the input voltage. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Applicant: Intel CorporationInventors: Mani Prakash, Edward L. Payton, John K. Grooms, Dimitrios Ziakas, Mohammed Arafa, Raj K. Ramanujan, Dong Wang
-
Patent number: 5680570Abstract: A memory system having volatile storage of data destined for secondary storage and smaller intermediate non-volatile storage of some of the data. The volatile memory is an array of DRAM storage devices integrated with the non-volatile memory array of SRAM devices by a mapping logic unit. The DRAM array stores all the data blocks destined for secondary storage. In contrast, the smaller SRAM array stores only the data requiring safe storage, which typically is a subset of the data stored in the DRAM array. The mapping logic unit manages the use of the SRAM array.Type: GrantFiled: September 30, 1994Date of Patent: October 21, 1997Assignee: Quantum CorporationInventors: Joseph F. Rantala, John K. Grooms, Charles F. Cassidy
-
Patent number: 5388222Abstract: Methodology and circuitry for managing read and write commands from nodes to a shared memory resource on a common data bus, including nodes with write-back caches, nodes with write-through caches and nodes without caches.Type: GrantFiled: March 28, 1994Date of Patent: February 7, 1995Assignee: Digital Equipment CorporationInventors: Lawrence A. P. Chisvin, John K. Grooms, Joseph F. Rantala, David W. Hartwell
-
Patent number: 5276809Abstract: A method and apparatus for implementing a capture of a long contiguous chain of data bus cycles for the memory system of a data processing system with memory units that alternate between real time capture of segments of the chain of data bus cycles and processing of the data bus signals in the captured segments.Type: GrantFiled: June 26, 1990Date of Patent: January 4, 1994Assignee: Digital Equipment CorporationInventors: Lawrence A. P. Chisvin, John K. Grooms, Richard L. Sites, Donald W. Smelser