Patents by Inventor John L. Pierce
John L. Pierce has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7036218Abstract: A method for producing a wafer interposer (210) for use in a wafer interposer assembly is disclosed. The wafer interposer (210) is produced by attaching solder bumps (140) to a lower surface of a support (120). First electrical terminals (130) are attached to an upper surface of the support (120) and substantially correspond to the solder bumps (140). First electrical pathways are provided that passes through the support (120) and connect the solder bumps (140) to the first electrical terminals (130). Second electrical terminals (310) are attached to the upper surface of the support (120). Second electrical pathways (320) connect the first electrical terminals (130) to the second electrical terminals (310).Type: GrantFiled: February 24, 2003Date of Patent: May 2, 2006Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Patent number: 6933617Abstract: A wafer interposer assembly and a system for building the same are disclosed. The wafer interposer assembly includes a semiconductor wafer (10) having a die (11) and a redistribution layer pad (13) electrically connected to the die (11). An epoxy layer (20) is deposited on the surface of the redistribution layer pad (13) and the die (11). An interposer pad (50) is positioned in an opening (40) in the epoxy layer (20) in electrical contact with the redistribution layer pad (13).Type: GrantFiled: February 24, 2003Date of Patent: August 23, 2005Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Patent number: 6673653Abstract: The present invention provides a method and apparatus for testing semiconductor wafers that is simple and allows testing prior to dicing so that the need to temporarily package individual dies for testing is eliminated. As a result, the number of manufacturing steps is reduced, thus increasing first pass yields. In addition, manufacturing time is decreased, thereby improving cycle times and avoiding additional costs. After testing, the wafer is diced into the individual circuits, eliminating the need for additional packaging. One form of the present invention provides an interposer substrate made of a ceramic material that has an upper and a lower surface. There are one or more first electrical contacts on the lower surface and one or more second electrical contacts on the upper surface. There are also one or more electrical pathways that connect the first and second electrical contacts.Type: GrantFiled: February 23, 2001Date of Patent: January 6, 2004Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Publication number: 20030148108Abstract: A wafer interposer assembly and a system for building the same are disclosed. The wafer interposer assembly includes a semiconductor wafer (10) having a die (11) and a redistribution layer pad (13) electrically connected to the die (11). An epoxy layer (20) is deposited on the surface of the redistribution layer pad (13) and the die (11). An interposer pad (50) is positioned in an opening (40) in the epoxy layer (20) in electrical contact with the redistribution layer pad (13).Type: ApplicationFiled: February 24, 2003Publication date: August 7, 2003Inventor: John L. Pierce
-
Publication number: 20030128044Abstract: A method for producing a wafer interposer (210) for use in a wafer interposer assembly is disclosed. The wafer interposer (210) is produced by attaching solder bumps (140) to a lower surface of a support (120). First electrical terminals (130) are attached to an upper surface of the support (120) and substantially correspond to the solder bumps (140). First electrical pathways are provided that passes through the support (120) and connect the solder bumps (140) to the first electrical terminals (130). Second electrical terminals (310) are attached to the upper surface of the support (120). Second electrical pathways (320) connect the first electrical terminals (130) to the second electrical terminals (310).Type: ApplicationFiled: February 24, 2003Publication date: July 10, 2003Inventor: John L. Pierce
-
Patent number: 6529022Abstract: The present invention provides a wafer interposer for electrical testing and assembly into a conventional package. The present invention provides an interposer comprising a support having an upper and a lower surface. One or more solder bumps are on the lower surface. One or more first electrical terminals are on the upper surface, substantially corresponding to the position of the solder bumps, and forming a pattern. One or more first electrical pathways pass through the surface of the support and connect the solder bumps to the first electrical terminals. One or more second electrical terminals are on the upper surface of the support. The second electrical terminals are larger in size and pitch than the first electrical terminals, and they are located within the pattern formed by the first electrical terminals. One or more second electrical pathways connect the first electrical pathways to the second electrical pathway.Type: GrantFiled: December 15, 2000Date of Patent: March 4, 2003Assignee: Eaglestone Pareners I, LLCInventor: John L. Pierce
-
Patent number: 6524885Abstract: The present invention provides a method, apparatus and system for building a wafer-interposer assembly. The method includes the steps of forming a redistribution layer (RDL) pad on a semiconductor wafer. The semiconductor wafer has a semiconductor die and the RDL pad has an electrical connection to the semiconductor die. A layer of epoxy is placed on the semiconductor wafer and on the RDL pad. The epoxy is then leveled generally parallel to the surface of the semiconductor wafer and removed from a portion of the RDL pad. An interposer pad is formed on the RDL pad where the epoxy was removed.Type: GrantFiled: December 15, 2000Date of Patent: February 25, 2003Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Publication number: 20020119600Abstract: The present invention provides a method and apparatus for testing semiconductor wafers that is simple and allows testing prior to dicing so that the need to temporarily package individual dies for testing is eliminated. As a result, the number of manufacturing steps is reduced, thus increasing first pass yields. In addition, manufacturing time is decreased, thereby improving cycle times and avoiding additional costs. After testing, the wafer is diced into the individual circuits, eliminating the need for additional packaging. One form of the present invention provides an interposer substrate made of a ceramic material that has an upper and a lower surface. There are one or more first electrical contacts on the lower surface and one or more second electrical contacts on the upper surface. There are also one or more electrical pathways that connect the first and second electrical contacts.Type: ApplicationFiled: February 23, 2001Publication date: August 29, 2002Applicant: Micro-ASI, Inc.Inventor: John L. Pierce
-
Patent number: 6440771Abstract: The present invention provides a method and apparatus for testing wafers that is simple and allows testing prior to dicing so that the need to temporarily package individual dies for testing is eliminated. As a result, the number of manufacturing steps is reduced, thus increasing first pass yields. In addition, manufacturing time is decreased, thereby improving cycle times and avoiding additional costs. The invention also provides for packaging of the die at the completion of testing. One form of the present invention provides an interposer substrate connected to a wafer through conductive columns.Type: GrantFiled: March 23, 2001Date of Patent: August 27, 2002Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Publication number: 20020075022Abstract: The present invention provides a wafer interposer for electrical testing and assembly into a conventional package. The present invention provides an interposer comprising a support having an upper and a lower surface. One or more solder bumps are on the lower surface. One or more first electrical terminals are on the upper surface, substantially corresponding to the position of the solder bumps, and forming a pattern. One or more first electrical pathways pass through the surface of the support and connect the solder bumps to the first electrical terminals. One or more second electrical terminals are on the upper surface of the support. The second electrical terminals are larger in size and pitch than the first electrical terminals, and they are located within the pattern formed by the first electrical terminals. One or more second electrical pathways connect the first electrical pathways to the second electrical pathway.Type: ApplicationFiled: December 15, 2000Publication date: June 20, 2002Applicant: Micro-ASI, Inc.Inventor: John L. Pierce
-
Publication number: 20020076855Abstract: The present invention provides a method, apparatus and system for building a wafer-interposer assembly. The method includes the steps of forming a redistribution layer (RDL) pad on a semiconductor wafer. The semiconductor wafer has a semiconductor die and the RDL pad has an electrical connection to the semiconductor die. A layer of epoxy is placed on the semiconductor wafer and on the RDL pad. The epoxy is then leveled generally parallel to the surface of the semiconductor wafer and removed from a portion of the RDL pad. An interposer pad is formed on the RDL pad where the epoxy was removed.Type: ApplicationFiled: December 15, 2000Publication date: June 20, 2002Applicant: Micro-ASI, IncInventor: John L. Pierce
-
Publication number: 20020074652Abstract: The present invention provides a three-dimensional chip assembly and the corresponding methods for producing such an assembly. The present invention utilizes flip chip technology, i.e., using solder balls to directly connect the chip to the substrate, to create chip assemblies that can be arranged in horizontal arrays of varying geometries as well as being stacked at chosen points in such arrays to produce a three dimensional array or assembly of semiconductor chips. Since the designer can specify the geometry of the arrays, this invention allows the creation of customized three-dimensional chip assemblies that maximize the internal space utilization of the devices that they are integrated into.Type: ApplicationFiled: December 15, 2000Publication date: June 20, 2002Inventor: John L. Pierce
-
Publication number: 20020076854Abstract: The present invention provides a number of apparatus and methods for interfacing semiconductor wafers containing a multitude of semiconductor dies, with testing equipment. A substrate is constructed with a B-Stage laminate, and when attached to a semiconductor wafer, greatly improves the processing of semiconductor dies. This allows several manufacturing steps to be eliminated and thus results in improved first pass yields, decreased manufacturing times, and improved cycle times. Additionally, the use of the wafer-interposer enables testing, such as parametric and burn-in, at the wafer level. The use of the B-stage laminate also eliminates the need to produce an extremely flat interposer to match well with the very flat semiconductor wafer.Type: ApplicationFiled: December 15, 2000Publication date: June 20, 2002Inventor: John L. Pierce
-
Publication number: 20020075023Abstract: The present invention comprises various embodiments of an apparatus and method for electrically testing an integrated circuit wafer interposer assembly. In certain embodiments, the wafer interposer assembly is fixed into a positioning device and moved over a test head to precisely align the contact pads for one device with the contacts of the test head. In certain embodiments, the positioning device facilitates temperature controlled testing of the wafer. In certain embodiments, multiple devices can be tested simultaneously in parallel.Type: ApplicationFiled: December 15, 2000Publication date: June 20, 2002Applicant: Micro-ASI, Inc.Inventor: John L. Pierce
-
Publication number: 20020011859Abstract: A system is described for using with fine pitch devices including singulated bare die, semiconductor wafers, chip sized packages, printed circuit boards, and the like to determine that the fine pitch device is not faulty. The system is also usable for transfer of data, energy, for collecting data measurements or measurement-related data between two pieces, and for effecting at least part of an identification process. The disclosed embodiment includes a substrate having a circuit pad pattern in the mirror image of the pattern of contact points, usually bond pads of the fine pitch device to be connected. A conductive elastomeric probe is permanently formed on the circuit pads of the substrate such that the probe is malleable and allows repetitive electrical contact. The system may also contain an alignment template for orienting the fine pitch device onto the elastomeric probes of the contact point pattern of the substrate.Type: ApplicationFiled: November 17, 1998Publication date: January 31, 2002Inventors: KENNETH R. SMITH, JOHN L. PIERCE
-
Patent number: 4837447Abstract: A real-time rasterization system for converting plural polygonal pattern data into respective bits of a two-dimensional bit-map, wherein the respective bits of the bit-map and the locations thereof within the bit-map correspond to the shapes and locations of the polygons in a two-dimensional field and wherein the bit-map is divided into plural data stripes, each including plural scan lines having plural bits.Type: GrantFiled: May 6, 1986Date of Patent: June 6, 1989Assignee: Research Triangle Institute, Inc.Inventors: John L. Pierce, Nick Kanopoulos