Patents by Inventor John Michael Borkenhagen
John Michael Borkenhagen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040193810Abstract: Methods, apparatus, and program product are disclosed for use in a computer system in which one or more multiprocessor nodes comprise the computer system. The methods and apparatus provide for configurable allocation of a memory in a node memory controller. In a single node implementation of the computer system, substantially all of the memory is allocated to a snoop directory used to store directory entries for cache lines used by processors in the node. In computer system implementations having more than one node, the amount of the memory allocated to the snoop directory and the amount of the memory allocated to a remote memory directory is controlled respondent to predetermined sizes respondent to the number of nodes in the computer system.Type: ApplicationFiled: March 31, 2003Publication date: September 30, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Michael Borkenhagen, Philip Rogers Hillier, Russell Dean Hoover
-
Patent number: 6760856Abstract: A programmable compensated delay for a double data rate (DDR) synchronous dynamic random access memory (SDRAM) interface is provided. A programmable compensated delay apparatus includes a reference delay calibration circuit for providing a measured number of delay elements in one cycle. A programmable delay register provides a desired delay value. A conversion logic is coupled to the reference delay calibration circuit and the programmable delay register for receiving both the measured number of delay elements in one cycle and the desired delay value. The conversion logic provides a number of required delay elements. A delay circuit is coupled to the conversion logic for receiving the number of required delay elements and providing the desired delay. A SDRAM control logic provides a refresh start signal to the reference delay calibration circuit for updating the delay circuit during each DRAM refresh. The DQS clock strobe on the DDR SDRAM is applied to the delay circuit and is delayed by the desired delay.Type: GrantFiled: July 17, 2000Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, James Anthony Marcella
-
Patent number: 6754858Abstract: Synchronous dynamic random access memory (SDRAM) method and apparatus are provided for implementing address error detection. Addressing errors are detected on the memory interface independent of data ECC, with reduced memory read access latency and improved processor performance. Addressing errors are detected while allowing differentiation between memory addressing failures that are required to stop the system and memory cell failures that allow continued operation. A predefined pattern is generated for a write burst to the SDRAM. The predefined pattern is dependent on a write address. A bit of the predefined pattern is sequentially stored into the SDRAM on each burst transfer of the write burst to the SDRAM. An expected pattern is generated from a read address for a read burst. The stored predefined pattern is retrieved during a read burst. The retrieved predefined pattern is compared to the generated expected pattern for identifying a type of an addressing error.Type: GrantFiled: March 29, 2001Date of Patent: June 22, 2004Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Brian T. Vanderpool
-
Publication number: 20040103258Abstract: A method and apparatus is provided which dynamically alters SDRAM memory interface timings to provide minimum read access latencies for different types of memory accesses in a memory subsystem of a computer system. The dynamic alteration of the SDRAM memory interface timings is based on workload and is determined with information from the memory controller read queue.Type: ApplicationFiled: November 27, 2002Publication date: May 27, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Herman Lee Blackmon, John Michael Borkenhagen, Joseph Allen Kirscht, James Anthony Marcella, David Alan Shedivy
-
Publication number: 20040071015Abstract: A circuit arrangement and method are used in connection with a data latch that is coupled to a data source over a source synchronous communications interface to disable the data latch from latching data whenever the data source is not driving the source synchronous data strobe signal. As such, when the data source is not driving the source synchronous data strobe signal, undesired and/or inadvertent latching by the data latch can be avoided. Moreover, in implementations where a data strobe signal line is bidirectional, and capable of being driven either by the data source or by another circuit used to access the data source (e.g., a memory controller), disabling data latching as described herein can minimize the risk of driver damage resulting from conflicting attempts to drive the data strobe signal line at both ends.Type: ApplicationFiled: September 12, 2003Publication date: April 15, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Michael Borkenhagen, Todd Alan Greenfield, James Anthony Marcella
-
Patent number: 6697935Abstract: A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of switching between two or more threads of instructions which can be independently executed. Each thread has a corresponding state in a thread state register depending on its execution status. The thread switch logic contains a thread switch control register to store the conditions upon which a thread switch will occur. The thread switch logic has a time-out register which forces a thread switch when execution of the active thread in the multithreaded processor exceeds a programmable period of time. Thread switch logic also has a forward progress count register to prevent repetitive thread switching between threads in the multithreaded processor. Thread switch logic also is responsive to a software manager capable of changing the priority of the different threads and thus superseding thread switch events.Type: GrantFiled: October 23, 1997Date of Patent: February 24, 2004Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Richard James Eickemeyer, William Thomas Flynn, Andrew Henry Wottreng
-
Publication number: 20040030849Abstract: Methods and apparatus in a computer system are disclosed for providing a memory controller featuring a dedicated bank sequencer for each memory bank in a memory system. Each bank sequencer controls the dispatch of load and store requests to a central controller such that each request sent to the central controller can be served by the associated memory bank at the time that the central controller receives the request. Since every request received by the central controller is valid from a bank timing standpoint, the central controller is free to process the requests from a predetermined priority basis, without concern for bank availability. This significantly improves the design of the memory controller in the processing system.Type: ApplicationFiled: August 8, 2002Publication date: February 12, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Michael Borkenhagen, Robert Allen Drehmel, Brian T. Vanderpool
-
Patent number: 6671211Abstract: A circuit arrangement and method are used in connection with a data latch that is coupled to a data source over a source synchronous communications interface to disable the data latch from latching data whenever the data source is not driving the source synchronous data strobe signal. As such, when the data source is not driving the source synchronous data strobe signal, undesired and/or inadvertent latching by the data latch can be avoided. Moreover, in implementations where a data strobe signal line is bidirectional, and capable of being driven either by the data source or by another circuit used to access the data source (e.g., a memory controller), disabling data latching as described herein can minimize the risk of driver damage resulting from conflicting attempts to drive the data strobe signal line at both ends.Type: GrantFiled: April 17, 2001Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Todd Alan Greenfield, James Anthony Marcella
-
Publication number: 20030163642Abstract: Embodiments are provided in which cache updating is described for a computer system having at least a first processor and a second processor having a first cache and a second cache, respectively. When the second processor obtains from the first processor a lock to a shared memory region, the first cache pushes to the second cache cache lines for the addresses in the shared memory region accessed by the first processor while the first processor had the lock.Type: ApplicationFiled: February 26, 2002Publication date: August 28, 2003Applicant: International Business Machines CorporationInventors: John Michael Borkenhagen, Steven R. Kunkel
-
Patent number: 6600347Abstract: A method and system for reducing a reflection coefficient below a predetermined value thereby reducing jitter by the variation of the effective impedance of a driver appearing to be bounded during state transitions. The driver may include a pull-up driver and a pull-down driver. In the pull-up driver, the transistors may be switched from a first state to a second state in a staggered fashion where the first state is complementary to the second state; In the pull-down driver, the transistors may be switched from a second state to a first state in a staggered fashion. By staggering the switching of the transistors in the pull-up driver and the pull-down driver, a portion of the current may flow from the pull-up driver to the pull-down driver thereby causing the variation of the effective impedance of the driver to appear to be bounded during state transitions.Type: GrantFiled: October 10, 2001Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Moises Cases, Daniel Mark Dreps, David LeRoy Guertin, Nam Huu Pham, Robert Russell Williams
-
Patent number: 6567839Abstract: A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of switching between two or more threads of instructions which can be independently executed. Each thread has a corresponding state in a thread state register depending on its execution status. The thread switch logic contains a thread switch control register to store the conditions upon which a thread switch can occur. Upon the occurrence of a thread switch event, the state and priority of all threads are dynamically interrogated to determine which thread should be the active thread executing the processor. The thread switch logic has a time-out register which forces a thread switch when execution of the active thread in the multithreaded processor exceeds a programmable period of time.Type: GrantFiled: October 23, 1997Date of Patent: May 20, 2003Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Richard James Eickemeyer, William Thomas Flynn, Sheldon Bernard Levenstein, Andrew Henry Wottreng
-
Publication number: 20030067327Abstract: A method and system for reducing a reflection coefficient below a predetermined value thereby reducing jitter by the variation of the effective impedance of a driver appearing to be bounded during state transitions. The driver may comprise a pull-up driver and a pull-down driver. In the pull-driver, the transistors may be switched from a first state to a second state in a staggered fashion where the first state is complementary to the second state. In the pull-down driver, the transistors may be switched from a second state to a first state in a staggered fashion. By staggering the switching of the transistors in the pull-up driver and the pull-down driver, a portion of the current may flow from the pull-up driver to the pull-down driver thereby causing the variation of the effective impedance of the driver to appear to be bounded during state transitions.Type: ApplicationFiled: October 10, 2001Publication date: April 10, 2003Applicant: International Business Machines CorporationInventors: John Michael Borkenhagen, Moises Cases, Daniel Mark Dreps, David LeRoy Guertin, Nam Huu Pham, Robert Russell Williams
-
Publication number: 20020149967Abstract: A circuit arrangement and method are used in connection with a data latch that is coupled to a data source over a source synchronous communications interface to disable the data latch from latching data whenever the data source is not driving the source synchronous data strobe signal. As such, when the data source is not driving the source synchronous data strobe signal, undesired and/or inadvertent latching by the data latch can be avoided. Moreover, in implementations where a data strobe signal line is bidirectional, and capable of being driven either by the data source or by another circuit used to access the data source (e.g., a memory controller), disabling data latching as described herein can minimize the risk of driver damage resulting from conflicting attempts to drive the data strobe signal line at both ends.Type: ApplicationFiled: April 17, 2001Publication date: October 17, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Michael Borkenhagen, Todd Alan Greenfield, James Anthony Marcella
-
Publication number: 20020144210Abstract: Synchronous dynamic random access memory (SDRAM) method and apparatus are provided for implementing address error detection. Addressing errors are detected on the memory interface independent of data ECC, with reduced memory read access latency and improved processor performance. Addressing errors are detected while allowing differentiation between memory addressing failures that are required to stop the system and memory cell failures that allow continued operation. A predefined pattern is generated for a write burst to the SDRAM. The predefined pattern is dependent on a write address. A bit of the predefined pattern is sequentially stored into the SDRAM on each burst transfer of the write burst to the SDRAM. An expected pattern is generated from a read address for a read burst. The stored predefined pattern is retrieved during a read burst. The retrieved predefined pattern is compared to the generated expected pattern for identifying a type of an addressing error.Type: ApplicationFiled: March 29, 2001Publication date: October 3, 2002Inventors: John Michael Borkenhagen, Brian T. Vanderpool
-
Patent number: 6442102Abstract: A method and apparatus are provided for implementing high speed double data rate (DDR) synchronous dynamic random access memory (SDRAM) read interface with reduced across chip line-width variation (ACLV) effects. A delay circuit is utilized for providing a delay output. A calibration clock input is applied to the delay circuit during calibration. A DQS input is applied to the delay circuit following the calibration. Calibration circuitry is utilized for receiving the delay output from the delay circuit and providing a calibration result during calibration. The delay circuit is operatively controlled for providing the delay output responsive to the calibration result. A programmable compensated delay apparatus includes a delay circuit operatively controlled for providing a delay output. Calibration logic provides a calibration clock input and is coupled to the delay circuit for receiving the delay output and providing a calibration result.Type: GrantFiled: April 4, 2001Date of Patent: August 27, 2002Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Todd Alan Greenfield
-
Patent number: 6263404Abstract: A memory cache sequencer circuit manages the operation of a memory cache and cache buffer so as to efficiently forward memory contents being delivered to the memory cache via the cache buffer, to a multithreading processor awaiting return of those memory contents. The sequencer circuit predicts the location of the memory contents that the processor is awaiting, and speculatively forwards memory contents from either the cache buffer or memory cache, while simultaneously verifying that the speculatively forwarded memory contents were correctly forwarded. If the memory contents were incorrectly forwarded, the sequencer circuit issues a signal to the processor receiving the speculatively forwarded memory contents to ignore the forwarded memory contents. This speculative forwarding process may be performed, for example, when a memory access request is received from the processor, or whenever memory contents are delivered to the cache buffer after a cache miss.Type: GrantFiled: November 21, 1997Date of Patent: July 17, 2001Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Duane Arlyn Averill
-
Patent number: 6212544Abstract: A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of switching between two or more threads of instructions which can be independently executed. Each thread has a corresponding state in a thread state register depending on its execution status. The thread switch logic contains a thread switch control register to store the conditions upon which a thread switch will occur. The thread switch logic has a time-out register which forces a thread switch when execution of the active thread in the multithreaded processor exceeds a programmable period of time. Thread switch logic also has a forward progress count register to prevent repetitive unproductive thread switching between threads in the multithreaded processor. Thread switch logic also is responsive to a software manager capable of changing the priority of the different threads and thus superseding thread switch events.Type: GrantFiled: October 23, 1997Date of Patent: April 3, 2001Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, William Thomas Flynn, Andrew Henry Wottreng
-
Patent number: 6151664Abstract: A cache interface that supports both Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM) is disclosed. The cache interface preferably comprises two portions, one portion on the processor and one portion on the cache. A designer can simply select which RAM he or she wishes to use for a cache, and the cache controller interface portion on the processor configures the processor to use this type of RAM. The cache interface portion on the cache is simple when being used with DRAM in that a busy indication is asserted so that the processor knows when an access collision occurs between an access generated by the processor and the DRAM cache. An access collision occurs when the DRAM cache is unable to read or write data due to a precharge, initialization, refresh, or standby state. When the cache interface is used with an SRAM cache, the busy indication is preferably ignored by a processor and the processor's cache interface portion.Type: GrantFiled: June 9, 1999Date of Patent: November 21, 2000Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Gerald Gregory Fagerness, John David Irish, David John Krolak
-
Patent number: 6119202Abstract: A method and apparatus is disclosed to improve the transfer of data from a transition cache to a level one data cache wherein the transition cache is receiving data from a plurality of data devices. In particular, logic is implemented via a line fill sequencer that allows for the interleaving of data packets being written into the level one data cache. Thus, data packets originating from a "fast" level two data cache can be interleaved with data originating from a "slow" system bus to avoid delays to the data originating from the level two data cache. Accordingly, the cache miss sequencer tracking the data from the level two data cache can be retired sooner.Type: GrantFiled: July 24, 1997Date of Patent: September 12, 2000Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, James Ira Brookhouser
-
Patent number: 6105051Abstract: A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of switching between two or more threads of instructions which can be independently executed. Each thread has a corresponding state in a thread state register depending on its execution status. The thread switch logic contains a thread switch control register to store the conditions upon which a thread will occur. The thread switch logic has a time-out register which forces a thread switch when execution of the active thread in the multithreaded processor exceeds a programmable period of time. Thread switch logic also has a forward progress count register to prevent repetitive thread switching between threads in the multithreaded processor. Thread switch logic also is responsive to a software manager capable of changing the priority of the different threads and thus superseding thread switch events.Type: GrantFiled: October 23, 1997Date of Patent: August 15, 2000Assignee: International Business Machines CorporationInventors: John Michael Borkenhagen, Richard James Eickemeyer, William Thomas Flynn, Steven R. Kunkel, Sheldon Bernard Levenstein, Andrew Henry Wottreng