Patents by Inventor John P. Petry
John P. Petry has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10120430Abstract: A system and method for managing operating modes within a semiconductor chip for optimal power and performance while meeting a reliability target are described. A semiconductor chip includes a functional unit and a corresponding reliability monitor. The functional unit provides actual usage values to the reliability monitor. The reliability monitor determines expected usage values based on a reliability target and the age of the semiconductor chip. The reliability monitor compares the actual usage values and the expected usage values. The result of this comparison is used to increase or decrease current operational parameters.Type: GrantFiled: September 7, 2016Date of Patent: November 6, 2018Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Stephen V. Kosonocky, Thomas Burd, Adam Clark, Larry D. Hewitt, John Vincent Faricelli, John P. Petry
-
Publication number: 20180067535Abstract: A system and method for managing operating modes within a semiconductor chip for optimal power and performance while meeting a reliability target are described. A semiconductor chip includes a functional unit and a corresponding reliability monitor. The functional unit provides actual usage values to the reliability monitor. The reliability monitor determines expected usage values based on a reliability target and the age of the semiconductor chip. The reliability monitor compares the actual usage values and the expected usage values. The result of this comparison is used to increase or decrease current operational parameters.Type: ApplicationFiled: September 7, 2016Publication date: March 8, 2018Inventors: Stephen V. Kosonocky, Thomas Burd, Adam Clark, Larry D. Hewitt, John Vincent Faricelli, John P. Petry
-
Patent number: 9213381Abstract: A method of controlling voltage in a circuit is provided. Within the circuit, a block of an electrical component provides an indication that it desires to switch states (such as from off to on, on to off, or from one speed to another). The change in states requires a different current draw by the electrical component block. The indication is received by an electrical component that controls the voltage of the circuit. The electrical component that controls the voltage then issues a signal granting permission for the electrical component block to switch states. This permission signal is received by the electrical component and the electrical component block changes state.Type: GrantFiled: May 24, 2012Date of Patent: December 15, 2015Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Patent number: 9182803Abstract: A method and apparatus for load step, or instantaneous current spike, mitigation are provided. In the method and apparatus, load steps are mitigated if a computer system a whole is lightly load, which may be determined by the power consumption of the computer system. Further, load steps are mitigated if a number of processor cores capable of inducing a load step is higher than a threshold. The Advanced Configuration and Power Interface (ACPI) performance state of the cores is used to determine a core's potential for generating a load step. A processor core is instructed to mitigate load steps if conditions are met for the mitigation.Type: GrantFiled: December 2, 2010Date of Patent: November 10, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati
-
Patent number: 9021276Abstract: A method and device for setting a processor performance profile for a processor that is unable to directly measure voltage supplied by a voltage regulator includes determining a voltage requested of the voltage regulator and determining a first characteristic of a first portion of the electrical component. The first characteristic is one of power consumed by the first portion of the electrical component and load presented by the first portion of the electrical component. A first current is then determined by using the first voltage, the first characteristic, and a known relationship therebetween. A third voltage that is an estimate of the voltage supplied by the voltage regulator is then determined by comparing the first current to load line characteristics of the electrical component. The third voltage is then used to manage performance of the processor.Type: GrantFiled: May 7, 2012Date of Patent: April 28, 2015Assignee: ATI Technologies ULCInventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Patent number: 8966305Abstract: Techniques are disclosed relating to managing power consumption and latencies for entry and exit of idle power states. In one embodiment, a processor includes a processing core configured to operate in a plurality of power states (e.g., C-states) that includes an operating power state and at least one idle power state. The processing core is also configured to operate in a plurality of performance states. The processor further includes a power management unit configured to receive a request from the processing core to enter the at least one idle power state. The power management unit is configured to select a first of the plurality of performance states (e.g., P-states) based on the requested idle power state. In one embodiment, the power management unit is further configured to cause the processing core to transition into the selected first performance state prior to entering the requested idle power state.Type: GrantFiled: June 30, 2011Date of Patent: February 24, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Alexander Branover, Maurice B. Steinman, John P. Petry
-
Patent number: 8756442Abstract: A processor power limiter and method is provided. The processor includes a first programmable location configured to store a processor power target. A power monitor is configured to estimate a power dissipation due to processor load. A power controller is configured to adjust a processor power parameter based on the power target and the power dissipation. The processor may include an interface for an operating system. A second programmable location may be configured to store a software processor power target accessible by the operating system. The processor may also include a sideband interface for an external agent. A third programmable location may be configured to store an agent processor power target accessible by the external agent. The power controller may be configured to adjust a processor core voltage and/or frequency such that the power dissipation stays below the processor power target, software processor power target and the agent processor power target.Type: GrantFiled: December 16, 2010Date of Patent: June 17, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati, William A. Hughes
-
Patent number: 8612781Abstract: A method and an apparatus are described that delay application of a higher order Power Density Multiplier (PDM) using a time based moving average of a number of active cores in a multicore system. A PDM is applied to a thermal design power budget of a thermal entity and performance of the thermal entity is increased by transferring available power from a thermal entity not in an active state to a thermal entity in an active state. Sufficient time is allowed for the cooling effect of reduced active cores, to influence the active core that receives the extra power (a higher PDM). Similarly delaying application of a lower PDM with the same moving average, but a different threshold, allows a core to retain a higher power allocation until the more active neighbor core(s) cause it to heat up, thereby boosting core performance.Type: GrantFiled: December 14, 2010Date of Patent: December 17, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Samuel D. Naffziger, John P. Petry, Sridhar Sundaram
-
Publication number: 20130318372Abstract: A method of controlling voltage in a circuit is provided. Within the circuit, a block of an electrical component provides an indication that it desires to switch states (such as from off to on, on to off, or from one speed to another). The change in states requires a different current draw by the electrical component block. The indication is received by an electrical component that controls the voltage of the circuit. The electrical component that controls the voltage then issues a signal granting permission for the electrical component block to switch states. This permission signal is received by the electrical component and the electrical component block changes state.Type: ApplicationFiled: May 24, 2012Publication date: November 28, 2013Applicant: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Publication number: 20130297950Abstract: A method and system for determining voltage supplied to a processor from a voltage regulator when the voltage cannot be directly measured.Type: ApplicationFiled: May 7, 2012Publication date: November 7, 2013Applicant: Advanced Micro Devices, Inc.,Inventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Patent number: 8504854Abstract: A system and method for managing multiple discrete operating points to create a stable virtual operating point. One or more functional blocks within a processor produces data corresponding to an activity level associated with the respective functional block. A power manager determines a power consumption value based on the data once every given sample interval. In addition, the power manager determines a signed accumulated difference over time between a thermal design power (TDP) and the power consumption value. The power manager selects a next power-performance state (P-state) based on comparisons of the signed accumulated difference and given thresholds. Transitioning between P-states in this manner while the workload does not significantly change causes the processor to operate at a virtual operating point between supported discrete operating points.Type: GrantFiled: June 21, 2010Date of Patent: August 6, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Samuel D. Naffziger, John P. Petry, William A. Hughes
-
Patent number: 8442786Abstract: A system and method for efficient reporting of power usage. A power reporting unit within a processor receives a power consumption number once every sample interval from a power monitor. The power monitor determines a power consumption number based on sampled signals within one or more functional blocks in the processor, rather than based on temperature. An average power consumption number is computed based on received power consumption numbers for a running time interval, wherein the running time interval is larger than the sample interval. This value is conveyed to an external agent. Responsive to receiving and processing the average power consumption number, the external agent may cause changes in a cooling system.Type: GrantFiled: June 2, 2010Date of Patent: May 14, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Samuel D. Naffziger, John P. Petry, Kiran K. Bondalapati, Mom-Eng Ng
-
Patent number: 8392824Abstract: A method and apparatus for accelerating processing of a structured document. A hardware XML accelerator includes one or more processors (e.g., CMT processors), one or more hardware XML parser units, one or more cryptographic units and various interfaces (e.g., to memory, a network, a communication bus). An XML document may be processed in its entirety or may be parsed in segments (e.g., as it is received). A parser unit parses a document or segment character by character, validates characters, assembles tokens from the document, extracts data, generates token headers (to describe tokens and data) and forwards the token headers and data for consumption by an application. A cryptographic unit may enforce web security, XML security or some other security scheme, by providing encryption/decryption functionality, computing digital signatures, etc. Software processing, bus utilization and latencies (e.g.Type: GrantFiled: March 24, 2010Date of Patent: March 5, 2013Assignee: Oracle America, Inc.Inventors: Jochen Behrens, Marcelino M. Dignum, Wayne F. Seltzer, William T. Zaumen, John P. Petry, Santiago M. Pericas-Geertsen, Biswadeep Nag
-
Publication number: 20130007494Abstract: Techniques are disclosed relating to managing power consumption and latencies for entry and exit of idle power states. In one embodiment, a processor includes a processing core configured to operate in a plurality of power states (e.g., C-states) that includes an operating power state and at least one idle power state. The processing core is also configured to operate in a plurality of performance states. The processor further includes a power management unit configured to receive a request from the processing core to enter the at least one idle power state. The power management unit is configured to select a first of the plurality of performance states (e.g., P-states) based on the requested idle power state. In one embodiment, the power management unit is further configured to cause the processing core to transition into the selected first performance state prior to entering the requested idle power state.Type: ApplicationFiled: June 30, 2011Publication date: January 3, 2013Inventors: Alexander Branover, Maurice B. Steinman, John P. Petry
-
Publication number: 20120159123Abstract: A central processing unit (processor) having multiple cores and a method for controlling the performance of the processor. The processor includes a first storage location configured to store a first threshold associated with a first boost performance state (P-State). The processor also includes logic circuitry configured to increase performance of active processor cores when an inactive processor core count meets or exceeds the first threshold. The processor may also include a second storage location configured to store a second threshold associated with a second boost P-State. The logic circuitry may be configured to compare the inactive processor core count to the first and second thresholds, select one of the first and second boost P-States and increase performance of active processor cores based on the selected boost P-State.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati
-
Publication number: 20120159198Abstract: A processor power limiter and method is provided. The processor includes a first programmable location configured to store a processor power target. A power monitor is configured to estimate a measured power dissipation within the processor. A power controller is configured to adjust a processor power parameter based on the power target and the measured power dissipation. The processor may include an interface for an operating system. A second programmable location may be configured to store a software processor power target accessible by the operating system. The processor may also include a sideband interface for an external agent. A third programmable location may be configured to store an agent processor power target accessible by the external agent. The power controller may be configured to adjust a processor core voltage and/or frequency such that the measured dissipation stays below the processor power target, software processor power target and the agent processor power target.Type: ApplicationFiled: December 16, 2010Publication date: June 21, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati
-
Publication number: 20120146708Abstract: A method and an apparatus are described that delay application of a higher order Power Density Multiplier (PDM) using a time based moving average of a number of active cores in a multicore system. A PDM is applied to a thermal design power budget of a thermal entity and performance of the thermal entity is increased by transferring available power from a thermal entity not in an active state to a thermal entity in an active state. Sufficient time is allowed for the cooling effect of reduced active cores, to influence the active core that receives the extra power (a higher PDM). Similarly delaying application of a lower PDM with the same moving average, but a different threshold, allows a core to retain a higher power allocation until the more active neighbor core(s) cause it to heat up, thereby boosting core performance.Type: ApplicationFiled: December 14, 2010Publication date: June 14, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Samuel D. Naffziger, John P. Petry, Sridhar Sundaram
-
Publication number: 20120144215Abstract: The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performance state (P-state) limit is enforced in the processor cores. The P-state limit causes a P-state change to a lower frequency, voltage and thus a lower current.Type: ApplicationFiled: December 3, 2010Publication date: June 7, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati
-
Publication number: 20120144221Abstract: A method and apparatus for load step, or instantaneous current spike, mitigation are provided. In the method and apparatus, load steps are mitigated if a computer system a whole is lightly load, which may be determined by the power consumption of the computer system. Further, load steps are mitigated if a number of processor cores capable of inducing a load step is higher than a threshold. The Advanced Configuration and Power Interface (ACPI) performance state of the cores is used to determine a core's potential for generating a load step. A processor core is instructed to mitigate load steps if conditions are met for the mitigation.Type: ApplicationFiled: December 2, 2010Publication date: June 7, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Samuel D. Naffziger, John P. Petry, Kiran Bondalapati
-
Patent number: 8112647Abstract: A system may comprise a plurality of processing units, and a control unit and monitoring unit interfacing with the processing units. The control unit may receive requests for transitioning the processing units to respective target power-states, and specify respective target HW power-states corresponding to the respective target power-states. The monitoring unit may monitor operating characteristics of the system, and determine based on operating characteristics whether to allow the processing units to transition to the respective target hardware (HW) power-states. The control unit may be configured to change the respective target HW power-state to a respective updated HW power-state for each processing units for which it is determined that transition to its respective target HW power-state should not be allowed.Type: GrantFiled: October 20, 2008Date of Patent: February 7, 2012Assignee: GLOBALFOUNDRIES Inc.Inventors: Alexander Branover, Frank P. Helms, John P. Petry, Maurice B. Steinman