Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: Interconnection systems are shown that include communication contacts, and a guide. Configurations are shown with a guide that locates a male portion with respect to a female portion and guides their engagement before any communication contacts are engaged. Configurations are also shown with a guide that includes one or more power contacts.

Abstract: An apparatus and method for disk sector layout, formatting, reading and writing, is based on a flexible formatter microengine that is driven by parameter lists, which may include commands to dynamically download the microengine's writable control store during disk access operations. This reduces the intervention required by the local microprocessor to support exception handling, including defect management, thus decreasing total access time for typical disk access (format, write or read) operations. This also reduces or eliminates the area on the disk required for ID fields, thus increasing the storage capacity of disk drives controlled by the present invention. This also increases disk space utilization, thus increasing the storage capacity of a disk drive controlled by using the present invention. Additionally, the invention is based on ID fields that may contain redundant information for increased fault tolerance.

Abstract: An apparatus and method for disk-sector layout, formatting, reading and writing, is based on a flexible formatter microengine that is driven by parameter lists, which may include commands to dynamically down load the microengine's writable control store during disk access operations. This reduces the intervention required by the local microprocessor to support exception handling, including defect management, thus decreasing total access time for typical disk access (format, write or read) operations. This also reduces or eliminates the area on the disk required for ID fields, thus increasing the storage capacity of disk drives controlled by the present invention. This also increases disk space utilization, thus increasing the storage capacity of a disk drive controlled by using the present invention. Additionally, the invention is based on ID fields that may contain redundant information for increased fault tolerance.

Abstract: The invented controller is the combination of: an intelligent interface to a SCSI bus, a multi-port buffer memory manager, a formatter, and a local processor port. With the addition of a few components for the device-level interface, the invented controller along with a buffer RAM, a local processor system, and an optional data separator completes a high performance disk, or other mass storage, controller subsystem. The invention is particularly directed to (1) the dual use of a buffer memory as data buffer storage and for storage of instructions to be executed by a SCSI-protocol processor, (2) the architecture of the interface to the SCSI bus, and (3) the instruction set of the SCSI-protocol processor.

Abstract: An integrated circuit controls the low level, electromechanical functionality of a computer mass storage device, such as a magnetic disk drive incorporating a spindle motor for rotatably controlling a disk and an actuator for positioning at least one read/write head with respect to the disk, to read or write encoded data configured in information data sectors and to sense encoded data of servo data sectors. A servo subsystem is coupled to an output of the read/write head for detecting the servo data sectors and providing a control signal in response thereto. An analog-to-digital subsystem is also coupled to an output of the read/write head and is operative in response to the servo subsystem control signal for converting the encoded data of the servo data sectors to digital transducer position information representative of a position of the read/write head with respect to the data tracks.

Abstract: The invented controller is the combination of: an intelligent interface to a SCSI bus, a multi-part buffer memory manager, a formatter, and a local processor port. With the addition of a few components for the device-level interface, the invented controller along with a buffer RAM, a local processor system, and an optional data separator completes a high performance disk, or other mass storage, controller subsystem. The invention is particularly directed to (1) the dual use of a buffer memory as data buffer storage and for storage of instructions to be executed by a SCSI-protocol processor, (2) the architecture of the interface to the SCSI bus, and (3) the instruction set of the SCSI-protocol processor.

Abstract: A network for detection and correction of errors in a digital signal data stream, using an encoded code remainder that augments the data stream. The network utilizes a linear shift feedback register and a data register that works as a shifter or as a counter in assisting the error detection/correction process. Although the digital signal is in the form of serial data, the data register works with bytes, rather than bits, in a parallel arrangement so that the processing time is substantially reduced.

Abstract: A network for detection and correction of errors in a digital signal data stream, using an encoded code remainder that augments the data stream. The network utilizes a linear shift feedback register and a data register that works as a shifter or as a counter in assisting the error detection/correction process. Although the digital signal is in the form of serial data, the data register works with bytes, rather than bits, in a parallel arrangement so that the processing time is substantially reduced.