Patents by Inventor John S. Kresge
John S. Kresge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8240027Abstract: A method of making a circuitized substrate which involves forming a plurality of individual film resistors having approximate resistance values as part of at least one circuit of the substrate, measuring the resistance of a representative (sample) resistor to define its resistance, utilizing these measurements to determine the corresponding precise width of other, remaining film resistors located in a defined proximity relative to the representative resistor such that these remaining film resistors will include a defined resistance value, and then selectively isolating defined portions of the resistive material of these remaining film resistors while simultaneously defining the precise width of the resistive material in order that these film resistors will possess the defined resistance.Type: GrantFiled: January 16, 2008Date of Patent: August 14, 2012Assignee: Endicott Interconnect Technologies, Inc.Inventors: Frank D. Egitto, John S. Kresge, John M. Lauffer
-
Publication number: 20110284273Abstract: A power core adapted for use as part of a circuitized substrate, e.g., a PCB or LCC. The core includes a first layer of low expansion dielectric and two added layers of a different low expansion dielectric bonded thereto, with two conductive layers positioned on the two added low expansion dielectric layers. At least one of the conductive layers serves as a power plane for the power core, which in turn is usable within a circuitized substrate, also provided. Methods of making the power core and circuitized substrate are also provided. The use of different low expansion dielectric materials for the power core enables the use of support enhancing fiberglass in one layer while such use is precluded in the other two dielectric layers, thus preventing CAF shorting problems in highly precisely defined thru holes formed within the power core.Type: ApplicationFiled: May 18, 2010Publication date: November 24, 2011Applicant: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.Inventors: Robert M. Japp, Kostas Papathomas, John S. Kresge, Timothy Antesberger
-
Patent number: 7595454Abstract: A method of making a circuitized substrate in which pairs of vertically oriented though holes are formed such that at least one of the through holes is partially embedded within a lower one, thus assuring a sound connection following subsequent lamination or other steps the substrate including such holes is subjected to during manufacture. An electrical assembly including a substrate with such features is also provided.Type: GrantFiled: November 1, 2006Date of Patent: September 29, 2009Assignee: Endicott Interconnect Technologies, Inc.Inventors: John S. Kresge, Cheryl L. Palomaki
-
Publication number: 20090178271Abstract: A method of making a circuitized substrate which involves forming a plurality of individual film resistors having approximate resistance values as part of at least one circuit of the substrate, measuring the resistance of a representative (sample) resistor to define its resistance, utilizing these measurements to determine the corresponding precise width of other, remaining film resistors located in a defined proximity relative to the representative resistor such that these remaining film resistors will include a defined resistance value, and then selectively isolating defined portions of the resistive material of these remaining film resistors while simultaneously defining the precise width of the resistive material in order that these film resistors will possess the defined resistance.Type: ApplicationFiled: January 16, 2008Publication date: July 16, 2009Applicant: Endicott Interconnect Technologies, Inc.Inventors: Frank D. Egitto, John S. Kresge, John M. Lauffer
-
Publication number: 20080098595Abstract: A method of making a circuitized substrate in which pairs of vertically oriented though holes are formed such that at least one of the through holes is partially embedded within a lower one, thus assuring a sound connection following subsequent lamination or other steps the substrate including such holes is subjected to during manufacture. An electrical assembly including a substrate with such features is also provided.Type: ApplicationFiled: November 1, 2006Publication date: May 1, 2008Applicant: Endicott Interconnect Technologies, Inc.Inventors: John S. Kresge, Cheryl L. Palomaki
-
Patent number: 7024764Abstract: A method of making an electronic package. The method includes forming a semiconductor chip and an multi-layered interconnect structure. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The formed multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip. The method forms the electronic package to further include a dielectric material having an effective modulus to assure sufficient compliancy of the multi-layered interconnect structure during operation.Type: GrantFiled: January 7, 2002Date of Patent: April 11, 2006Assignee: International Business Machines CorporationInventors: John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6998290Abstract: A method for forming a flip-chip joinable substrate having non-plated-on contact pads. The substrate has an external metal foil layer upon a dielectric layer upon a patterned internal metal layer having an internal contact area. An area of the external metal foil layer above the internal contact area is selected. A microvia cavity extending to the internal contact area is perforated centrally within the selected area and is filled with a mass of conductive paste forming an external contact pad. The external contact pad is used as an etch mask for removing the adjacent external metal foil.Type: GrantFiled: November 18, 2003Date of Patent: February 14, 2006Assignee: International Business Machines CorporationInventors: Sylvia Adae-Amoakoh, John S. Kresge, Voya R. Markovich, Thurston B. Youngs, Jr.
-
Patent number: 6958106Abstract: A method of removing selected portions of material from a base material using a plurality of different depth cuts (e.g., using laser cutting) such that apertured sections (or segments) are expeditiously removed for eventual use with another component or otherwise. In one example, the segmented section so removed can be used to bond various elements of an electronic package which in turn can then be positioned and used within an information handling system such as a computer, server, mainframe, etc.Type: GrantFiled: April 9, 2003Date of Patent: October 25, 2005Assignee: Endicott International Technologies, Inc.Inventors: Timothy E. Antesberger, John S. Kresge
-
Patent number: 6887779Abstract: A semiconductor chip carrier having an increased chip connector and plated through hole density. In particular, a substrate having a plurality of plated through holes therein, and a fatigue resistant redistribution layer thereon. The redistribution layer includes a plurality of vias selectively positioned over and contacting the plated through holes. The substrate further including a ground plane, two pair of signal planes, and two pair of power planes, wherein the second pair of power planes are located directly underneath the external dielectric layer. A buried plated through hole within the substrate.Type: GrantFiled: November 21, 2003Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: David J. Alcoe, Francis J. Downes, Jr., Gerald W. Jones, John S. Kresge, Cheryl L. Tytran-Palomaki
-
Patent number: 6868604Abstract: A method for forming an electrical structure. A substrate and a compliant layer are provided. A plated through hole (PTH) is formed through the compliant layer. A top pad is formed on a top surface of the compliant layer, wherein the top pad is electrically coupled to the PTH. A bottom pad is formed on a bottom surface of the compliant layer, wherein the bottom pad is electrically coupled to the PTH. A mask layer is applied to the bottom surface of the compliant layer, wherein the mask layer covers the bottom pad and an end of the PTH. The compliant layer is joined with the substrate, mechanically and electrically at the top pad. The portion of the mask layer is removed, wherein a portion of the bottom pad is exposed.Type: GrantFiled: January 8, 2003Date of Patent: March 22, 2005Assignee: International Business Machines CorporationInventors: John S. Kresge, Voya R. Markovich
-
Patent number: 6829823Abstract: A method of making a multi-layered interconnect structure. First and second electrically conductive members are formed on the first and second dielectric layers, respectively. The dielectric layer are formed on opposing surfaces of a thermally conductive layer. A first and second electrically conductive layer is formed within the first dielectric layer. The second electrically conductive layer includes shielded signal conductors and is positioned between the first electrically conductive layer and the thermally conductive layer. A plated through hole (PTH) formed through the interconnect structure is electrically connected to one of the first and second electrically conductive members and to one of the shielded signal conductors.Type: GrantFiled: February 5, 2002Date of Patent: December 14, 2004Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Publication number: 20040201136Abstract: A method of removing selected portions of material from a base material using a plurality of different depth cuts (e.g., using laser cutting) such that apertured sections (or segments) are expeditiously removed for eventual use with another component or otherwise. In one example, the segmented section so removed can be used to bond various elements of an electronic package which in turn can then be positioned and used within an information handling system such as a computer, server, mainframe, etc.Type: ApplicationFiled: April 9, 2003Publication date: October 14, 2004Applicant: Endicott Interconnect Technologies, Inc.Inventors: Timothy E. Antesberger, John S. Kresge
-
Patent number: 6753612Abstract: A flip-chip joinable substrate having non-plated-on contact pads. The substrate has an external metal foil layer upon a dielectric layer upon a patterned internal metal layer having an internal contact area. An area of the external metal foil layer above the internal contact area is selected. A microvia cavity extending to the internal contact area is perforated centrally within the selected area and is filled with a mass of conductive paste forming an external contact pad. The external contact pad is used as an etch mask for removing the adjacent external metal foil.Type: GrantFiled: April 5, 2001Date of Patent: June 22, 2004Assignee: International Business Machines CorporationInventors: Sylvia Adae-Amoakoh, John S. Kresge, Voya R. Markovich, Thurston B. Youngs, Jr.
-
Publication number: 20040099960Abstract: A flip-chip joinable substrate having non-plated-on contact pads and a method for making the same. The substrate has an external metal foil layer upon a dielectric layer upon a patterned internal metal layer having an internal contact area. An area of the external metal foil layer above the internal contact area is selected. A microvia cavity extending to the internal contact area is perforated centrally within the selected area and is filled with a mass of conductive paste forming an external contact pad. The external contact pad is used as an etch mask for removing the adjacent external metal foil.Type: ApplicationFiled: November 18, 2003Publication date: May 27, 2004Inventors: Sylvia Adae-Amoakoh, John S. Kresge, Voya R. Markovich, Thurston B. Youngs
-
Publication number: 20040099939Abstract: A semiconductor chip carrier having an increased chip connector and plated through hole density. In particular, a substrate having a plurality of plated through holes therein, and a fatigue resistant redistribution layer thereon. The redistribution layer includes a plurality of vias selectively positioned over and contacting the plated through holes. The substrate further including a ground plane, two pair of signal planes, and two pair of power planes, wherein the second pair of power planes are located directly underneath the external dielectric layer. A buried plated through hole within the substrate.Type: ApplicationFiled: November 21, 2003Publication date: May 27, 2004Inventors: David J. Alcoe, Francis J. Downes, Gerald W. Jones, John S. Kresge, Cheryl L. Tytran-Palomaki
-
Patent number: 6720502Abstract: A semiconductor chip carrier having an increased chip connector and plated through hole density. In particular, a substrate having a plurality of plated through holes therein, and a fatigue resistant redistribution layer thereon. The redistribution layer includes a plurality of vias selectively positioned over and contacting the plated through holes. The substrate further including a ground plane, two pair of signal planes, and two pair of power planes, wherein the second pair of power planes are located directly underneath the external dielectric layer. A buried plated through hole within the substrate.Type: GrantFiled: May 15, 2000Date of Patent: April 13, 2004Assignee: International Business Machine CorporationInventors: David J. Alcoe, Francis J. Downes, Jr., Gerald W. Jones, John S. Kresge, Cheryl L. Tytran-Palomaki
-
Patent number: 6693031Abstract: An electronic structure including a metallic interlocking structure for bonding a conductive plated layer to metal surface, and a method of forming the electronic structure. The method provides a substrate having a metallic sheet within a dielectric layer. The metallic sheet includes a metal such as copper. An opening in the substrate, such as a blind via, is formed by laser drilling through the dielectric layer and partially through the metallic sheet. If the opening is a blind via, then the laser drilling is within an outer ring of the blind via cross section using a laser beam having a target diameter between about 20% and about 150% of a radius of the blind via cross section. A surface at the bottom of the opening, called a “blind surface,” includes a metallic protrusion formed by the laser drilling, such that the metallic protrusion is integral with a portion of the blind surface.Type: GrantFiled: January 4, 2002Date of Patent: February 17, 2004Assignee: International Business Machines CorporationInventors: Gerald G. Advocate, Jr., Francis J. Downes, Jr., Luis J. Matienzo, Ronald A. Kaschak, John S. Kresge, Daniel C. Van Hart
-
Patent number: 6689543Abstract: An epoxy based resin which exhibits good laser ablation and good adherence to a substrate such a copper is provided by adding to the resin a dye or dyes having substantial energy absorption at the emission wave lengths of lasers used to laser ablate the resin. The resin with the dye or dyes included is coated onto a substrate and cured, or laminated onto a substrate in the cured condition. The required openings are formed in the cured film by laser ablation. This allows for the use of optimum techniques to be used to form micro vias.Type: GrantFiled: February 11, 2002Date of Patent: February 10, 2004Assignee: International Business Machines CorporationInventors: John S. Kresge, John M. Lauffer, David J. Russell
-
Publication number: 20030101581Abstract: An electrical structure, and associated method of fabrication, for reducing thermally induced strain in a soldered interface, such as a solder ball or a solder column, between a chip carrier (or chip) and an electronic carrier such as a circuit card. The thermally induced strain may be caused during thermal cycling by a mismatch in coefficient of thermal expansion (CTE), and consequent differential rates in thermal expansion, between the chip carrier (or chip) and the electronic carrier. The thermally induced strain may also exist with a large chip carrier characterized by a large temperature difference during thermal transients between the electronic carrier and localized regions of the chip carrier, even in the absence of a CTE mismatch. The electrical structure of the present invention includes an interposing compliant layer of soft and spongy material between the chip carrier (or chip) and the electronic carrier.Type: ApplicationFiled: January 8, 2003Publication date: June 5, 2003Inventors: John S. Kresge, Voya R. Markovich
-
Patent number: 6562654Abstract: A process for tenting through-holes comprises providing a circuitized substrate having a plurality of plated through-holes, wherein the plated through-holes are tented with a polyimide material.Type: GrantFiled: April 9, 2001Date of Patent: May 13, 2003Assignee: International Business Machines CorporationInventors: John S. Kresge, David B. Stone, James R. Wilcox