Patents by Inventor John Shay
John Shay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110153521Abstract: A method, system, apparatus and media are directed to managing trading of financial instruments with a clearinghouse as a counter-party to trades. A plurality of inputs that includes trade data for trades executed using the computer system is received. A discount curve for projected prices of a swap contract over time based on the received plurality of inputs is determined in real-time. A swap contract price is valued based on the determined discount curve. A margin requirement is determined for a user who wishes to trade or hold a position in the swap contract in the user's account based on the swap contract price. Data about a trade of the swap contract that is executed within the computer system is incorporated into the trade data used for determining the discount curve to provide a feedback loop into the real-time determination of the discount curve.Type: ApplicationFiled: December 9, 2010Publication date: June 23, 2011Inventors: Thomas Green, Garry O'Connor, Michael Dundon, John Shay, Gerald P. Lawlor
-
Patent number: 6397338Abstract: A power recycle circuit is for use in a power management system. An input of the power recycle circuit is for receiving a clock signal. A detection circuit is for sensing a minimum disable pulse when a clock signal is received and when a clock signal is not received. A power recycle circuit is for generating a power recycle signal in response to the minimum disable pulse. A state machine is for holding the power recycle signal for at least two clock cycles.Type: GrantFiled: June 25, 1998Date of Patent: May 28, 2002Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 6367021Abstract: An electronic system is provided that includes a plurality of power consuming electronic circuits and a power management system that interfaces a power supply to the plurality of power consuming electronic circuits. The power management system includes a power level detect circuit that includes a voltage level detector circuit that receives an analog voltage level signal indicative of a level of voltage provided from the power supply. The power level detect circuitry also includes digital encoding circuitry that encodes the analog voltage level signal as a digital powered level signal also indicative of the level of the power supply voltage. Each of the power consuming electronic circuit includes configuration circuitry to receive the digital power level signal and to configure operation of that particular power consuming electronic circuit responsive to the digital power level signal.Type: GrantFiled: June 25, 1998Date of Patent: April 2, 2002Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Publication number: 20010007113Abstract: A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interface circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering.Type: ApplicationFiled: June 25, 1998Publication date: July 5, 2001Inventor: MICHAEL JOHN SHAY
-
Patent number: 6021501Abstract: A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interle circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering.Type: GrantFiled: January 20, 1998Date of Patent: February 1, 2000Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 6016071Abstract: A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interface circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering.Type: GrantFiled: June 25, 1998Date of Patent: January 18, 2000Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 5983014Abstract: A power management system pad clock and self-test circuit includes a clock processing circuit having a input configured to receive an oscillator clock signal having a first frequency. The clock processing circuit is configured to generate a first pad clock signal having a frequency approximately equal to one-half the first frequency and a second pad clock signal having a frequency that is equal to a programmable fraction of the first frequency. The circuit also includes a main pad clock output node. Multiplexer circuitry is coupled to the clock processing circuitry and the main pad clock output node and configured to receive a plurality of peripheral signals. The multiplexer circuitry is configured to operate in a standard mode of operation wherein one of the first pad clock signal and the second pad clock signal is routed to the main pad clock output node and a first test mode of operation wherein one of the plurality of peripheral signals is selectably routed to the main pad clock output node.Type: GrantFiled: January 20, 1998Date of Patent: November 9, 1999Assignee: National Semiconductor Corp.Inventor: Michael John Shay
-
Patent number: 5926641Abstract: A circuit for controlling clock frequency change circuitry to control a frequency of a system clock in response to a clock frequency indication, wherein operating circuitry of an electronic system operates responsive to the system clock. First flip-flop circuitry has an input portion coupled to receive the clock frequency indication. The first flip flop circuitry is configured to pass data from the input portion to an output portion responsive to a first polarity transition of the internal clock. Second flip-flop circuitry has an input portion coupled to the output portion of the first flip-flop circuitry. The second flip-flop circuitry configured to pass data from an input to an output portion responsive to a second polarity transition of the internal clock.Type: GrantFiled: July 10, 1998Date of Patent: July 20, 1999Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 5900886Abstract: A display controller includes a data bus interface which transfers data to the display controller from external sources. A modulation data register coupled to the data bus interface receives a first quantity of modulation data through the data bus interface. A decoder coupled to the modulation data register receives the first quantity of modulation data and decodes graphics data according to the first quantity of modulation data in order to generate display data. A modulation data address counter counts quantities of modulation data that are transferred through the data bus interface and generates a load modulation data signal when a preprogrammed total quantity of modulation data has been transferred through the data bus interface. A method used by a display controller of accessing modulation data from an external memory is also disclosed.Type: GrantFiled: May 26, 1995Date of Patent: May 4, 1999Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 5821910Abstract: A clock generation circuit for a display controller includes an intermediate dot clock generation circuit which receives an input clock signal and in response thereto generates an intermediate dot clock signal having a plurality of dot clock pulses. A row pulse generation circuit is coupled to the intermediate dot clock generation circuit and counts the intermediate dot clock signal dot clock pulses and generates a row pulse after a predetermined number of dot clock pulses and a programmable offset time. The row pulse generation circuit also generates a final dot clock signal by masking the intermediate dot clock signal with the programmable offset time after the predetermined number of dot clock pulses. A method of adjusting a rate at which data is transferred to a display screen is also disclosed.Type: GrantFiled: May 26, 1995Date of Patent: October 13, 1998Assignee: National Semiconductor CorporationInventor: Michael John Shay
-
Patent number: 5805923Abstract: A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interface circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering.Type: GrantFiled: May 26, 1995Date of Patent: September 8, 1998Assignee: Sony CorporationInventor: Michael John Shay
-
Patent number: 5798659Abstract: An input/output buffer including a bidirectional node, an output stage, an input stage, and a control circuit. The output stage has a first n-channel transistor coupled between the bidirectional node and a voltage supply node for pulling-up the bidirectional node, and first and second p-channel transistors coupled between the bidirectional node and the voltage supply node for pulling-up the bidirectional node. The input stage has a first inverter stage coupled between the bidirectional node and a first intermediate node and a second inverter stage coupled between the bidirectional node and a second intermediate node. The input stage also has a second n-channel transistor coupled between the first intermediate node and a ground node and a third n-channel transistor coupled between the second intermediate node and the ground node. The control circuit is coupled to the output stage and to the input stage and enables the output stage when in an output mode and disables the output stage when in an input mode.Type: GrantFiled: December 12, 1996Date of Patent: August 25, 1998Assignee: National Semiconductor CorporationInventors: Michael John Shay, Mark Douglas Koether
-
Patent number: 4020979Abstract: Closure for squeeze bottle is provided with swirl chamber into which liquid and air from inside the bottle are introduced. Either the liquid or the air, or both, are introduced to chamber tangentially, and air and liquid are worked therein under conditions of high shear. Fine, well-atomized mist discharges from central orifice from chamber. Orifice may be aimed axially or angularly to axis of container.Type: GrantFiled: October 15, 1975Date of Patent: May 3, 1977Assignee: Summit Packaging Systems, Inc.Inventors: Joseph John Shay, Donald Russell Falkowski
-
Patent number: 4007858Abstract: Plastic squeeze bottle is provided with discharge tube as well as down tube extending from above the powder level to the lower end of the discharge tube. Baffle is disposed at the lower end of the two tubes. During dispensing, squeeze of the bottle increases air pressure above the powder which drives air down through the powder and drives air down down tube to fluidize powder on the baffle from whence it moves upward through discharge tube to discharge.Type: GrantFiled: February 17, 1976Date of Patent: February 15, 1977Assignee: Summit Packaging Systems, Inc.Inventor: Joseph John Shay
-
Patent number: 3997086Abstract: Pump for spray dispenser has spring-pressed annular piston serving as an accumulator and controlling flow through the pump discharge so that no discharge passes unless and until pressure within the pump housing is sufficiently high.Type: GrantFiled: August 25, 1975Date of Patent: December 14, 1976Assignee: Summit Packaging Systems, Inc.Inventor: Joseph John Shay
-
Patent number: D292755Type: GrantFiled: January 28, 1985Date of Patent: November 17, 1987Inventor: John Shay