Patents by Inventor John W. Irwin
John W. Irwin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5008816Abstract: A memory system that includes several memory locations connected to a reading circuit that provides read access to the memory location. The memory system also includes the controller that receives control information. A writing circuit is further included that provides write access to either only a first portion of the memory locations, or simultaneously several portions of the memory locations is designated by the control information. This invention further includes a memory system that provides several memory locations for the storage of information together with the controller having a first port and a second port. The first port provides access to the memory locations in response to a first address range and the second port provides access to the memory locations in response to several address ranges wherein at least one of the address ranges of the second port is different then the address range of the first port.Type: GrantFiled: November 6, 1987Date of Patent: April 16, 1991Assignee: International Business Machines CorporationInventors: Richard G. Fogg, Jr., John W. Irwin
-
Patent number: 4859815Abstract: In a serial link in which it is necessary to occupy the link before and after transmission of a frame by sending a succession idle characters having alternating disparity effects, the disparity effect of the last character in the frame is compared with the disparity effect that would be produced by a disparity flip-flop, which has continued to step during frame transmission. If the disparity effect of these two characters match, no corrective action is required in order to resume the stream of idle characters. If the disparity effect of these characters differ, the disparity flip-flop is corrected before the stream of idle characters is resumed. Disclosed is hardware logic to accomplish this disparity control following transmission of frames in a transparent mode.Type: GrantFiled: December 19, 1988Date of Patent: August 22, 1989Assignee: International Business Machines CorporationInventors: John W. Irwin, James D. Wagoner
-
Patent number: 4833596Abstract: A method and system for controlling the display of data in a data processing system that includes a main processor, a memory subsystem, and an Input/Output subsystem which includes an I/O Channel Controller for managing traffic on an I/O bus having an attached co-processor and a plurality of I/O devices including display devices with different reserved I/O address space. The main processor can establish different display modes for displays having different reserved I/O address space, which generally indicates different display types. In one mode, a display is assigned exclusively to the main processor and attempted data transfers by the co-processor to that display are suppressed. In a second mode, a display is time-shared between processors by establishing a virtual video buffer in main memory which is written into by one processor when the other processor has control of the display device. The contents of the virtual and real buffer are swapped whenever the display is reassigned to the other processor.Type: GrantFiled: March 23, 1988Date of Patent: May 23, 1989Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, John W. Irwin, Jack E. Reeder
-
Patent number: 4757441Abstract: A method and system for controlling the display of data in a data processing system that includes a main processor, a memory subsystem, and an Input/Output subsystem which includes an I/O Channel Controller for managing traffic on an I/O bus having an attached co-processor and a plurality of I/O devices including display devices with different reserved I/O address space. The main processor can establish different display modes for displays having different reserved I/O address space, which generally indicates different display types. In one mode, a display is assigned exclusively to the main processor and attempted data transfers by the co-processor to that display are suppressed. The display control means is based on logic circuitry associated with the co-processor for trapping instructions having addresses within the range of those reserved for the display devices.Type: GrantFiled: June 29, 1987Date of Patent: July 12, 1988Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, John W. Irwin, Jack E. Reeder
-
Patent number: 4703420Abstract: A data processing system having a main processing unit, a memory subsystem, and a co-processor selectively connectable to said memory subsystem through an Input/Output Channel Controller which includes a control means for arbitrating access to the I/O Bus among the co-processor and the other I/O devices connected to the Bus. Since the co-processor runs programs stored in the memory subsystem, there is a tendency for the co-processor to monopolize the bus with instruction fetch cycles, thereby excluding other I/O devices from access to the bus. The control means for arbitrating responds to requests on the basis of a linear priority scheme in which the co-processor has the lowest priority. Each device, except the co-processor, is permitted to keep control of the bus until it voluntarily relinquishes it. The co-processor, on the other hand, relinquishes control of the bus in response to a request for access by any higher operator.Type: GrantFiled: February 28, 1985Date of Patent: October 27, 1987Assignee: International Business Machines CorporationInventor: John W. Irwin
-
Patent number: 4695945Abstract: A co-processor is connectable to a main system data bus to run software unknown to the main processor. The main processor can concurrently run other software and maintains priority over shared I/O facilities by providing trapping logic incorporated in a random access memory and dynamically loadable by the master processor which contains data related to the current useability by the co-processor of a shared I/O device. Additional logic is associated with the co-processor to manage interrupts between the co-processor and the system bus.Type: GrantFiled: February 28, 1985Date of Patent: September 22, 1987Assignee: International Business Machines CorporationInventor: John W. Irwin
-
Patent number: 4496954Abstract: Optimal reservoing times of an ink jet printer are determined to be when an optimal time period exceeds a fixed maximum value, where the optimal time period is proportional: to the time since last reservoing, to the usage, and to the square of temperature changes. Specifically, the optimal time period, t-opt, ist-opt=T+mC+kKKwhereT=time since last reservoing,C=usage value,K=temperature changes, andm,k=empirically-determined constants.Type: GrantFiled: December 16, 1982Date of Patent: January 29, 1985Assignee: International Business Machines CorporationInventor: John W. Irwin
-
Patent number: 4469026Abstract: Printer having a sheet feed and drum transport assembly, an exit assembly and at least one dryer. Various print parameters or conditions are monitored relating to the drying of the ink on print media. These print parameters include print data density, ink characteristics and ambient humidity. The monitored print parameters are used to control the drying. In addition the monitored print parameters are used to control the detaching of the print media from a rotary transport. In this manner, the printer approaches an optimization of the drying and detaching function with respect to time and energy.Type: GrantFiled: December 15, 1981Date of Patent: September 4, 1984Assignee: IBM CorporationInventor: John W. Irwin
-
Patent number: 4275968Abstract: Printer having a sheet feed and drum transport assembly and an array transport assembly, these assemblies having critical operating parameters whose profile is measured during a nonprinting cycle executed for that purpose. These critical operating parameter values are sorted and used as the values of the respective critical parameters during the printing cycles after the profiling cycle. The values may be updated according to detected variances occurring during the printing cycles. In addition, the value of the paper position is determined during an initial printing cycle and stored and used in subsequent cycles.Type: GrantFiled: April 30, 1979Date of Patent: June 30, 1981Assignee: IBM CorporationInventor: John W. Irwin
-
Patent number: 4218856Abstract: The invention comprises an improved connector for providing a sloped roof deck between horizontal joists and a plurality of roof trusses. A plurality of sets of integral connectors are used for connecting the roof trusses to the joists with the roof trusses being in a parallel array and perpendicular to the joists. Each of the integral connectors has a base element for mounting to the joist and a support element for mounting to the roof truss with a coupling means disposed therebetween. Each set of connectors has a discrete size coupling means to dispose the support elements at different heights relative to the base elements thereby sloping the roof trusses at the acute angle relative to a horizontal. The sloped roof deck generally comprises a plurality of sheet members disposed between adjacent roof trusses of the parallel array.Type: GrantFiled: September 25, 1978Date of Patent: August 26, 1980Inventor: John W. Irwin
-
Patent number: 4187691Abstract: The present invention relates to a split system air conditioner and more particularly to the indoor section which is provided with a refrigerant flow valve bypass arrangement that permits multiple orientation of the indoor section.Type: GrantFiled: August 14, 1978Date of Patent: February 12, 1980Assignee: General Electric CompanyInventor: John W. Irwin
-
Patent number: 4031521Abstract: The disclosure teaches that a cyclable program loop can be alternatively used to selectively initiate subprograms or as a timing signal generator, the latter preferably in a maintenance mode of a machine in which the loop resides. A programmable machine has a cyclable program loop with a preset number of program steps. First sequences of internal machine operations cooperate with said loop such that, based upon detection of predetermined status signals, one of a plurality of object programs may be initiated. In a second mode of operation, the status signals are suppressed; and the cyclable program loop is selectively used in a second mode or as in said first mode. In a preferred form, the second mode, the cyclable program loop, is a timing cycle usable in connection with maintenance procedures on the programmable machine. At the expiration of each timing cycle, the loop supplies a reference signal for operating a second set of internal machine functions.Type: GrantFiled: October 15, 1971Date of Patent: June 21, 1977Assignee: International Business Machines CorporationInventors: Phil H. Hall, John W. Irwin
-
Patent number: 4000779Abstract: The present invention provides a condensate guide arranged in the path of a flow of air through an A-coil heat exchanger including slabs oriented generally horizontally relative to the air flow. The condensate guide is positioned downstream of the heat exchanger so that condensate when blown from the surface of the heat exchanger by the air flow therethrough impinges on the guide thereby removing it from the path of air and directing it to an appropriate drain.Type: GrantFiled: November 28, 1975Date of Patent: January 4, 1977Assignee: General Electric CompanyInventor: John W. Irwin