Patents by Inventor John Wishneusky
John Wishneusky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8452897Abstract: In one set of embodiments, a power management system comprises two or more devices, such as POL devices, configured to transmit and receive data over a shared bus, such as an I2C bus, according to the bus protocol of the shared bus. Each device may be configured with at least one respective address register, which may be programmed with an address uniquely identifying the device, and a mask register that may be configured to mask select bits of the respective address register, thereby enabling the device to identify device groups. In one embodiment, one of the devices identifying itself as a master device may distribute information to any of the other devices by transmitting the information, which may include commands and/or data, to itself, in effect targeting the address programmed into its own address register.Type: GrantFiled: April 17, 2006Date of Patent: May 28, 2013Assignee: Zilker Labs, Inc.Inventors: Kenneth W. Fernald, James W. Templeton, John A. Wishneusky
-
Patent number: 8239597Abstract: A Device-to-Device Communication Bus protocol may facilitate transmission of a two to four byte packet by any device sharing the bus. All devices on the bus may monitor the bus, receiving all packets transmitted by other devices and recognizing when they may initiate transmission. The first byte of the packet may be an Address byte uniquely identifying the sender and allowing hardware arbitration to uniquely select one of any number of senders who may wish to transmit and begin transmission simultaneously. Arbitration may take place during transmission of the Address byte, with the transmitting device monitoring a bus bit value as it is transmitting the Address byte. If the data value observed by the transmitting device doesn't match the transmitting device's desired transmit value, the transmitting device may recognize loss of arbitration and suspend transmission to retry once the packet is complete. The receive function in every device may accept the packet as a normal received packet.Type: GrantFiled: July 17, 2009Date of Patent: August 7, 2012Assignee: Intersil Americas Inc.Inventor: John A. Wishneusky
-
Patent number: 7908402Abstract: A power management system may comprise two or more POL regulators configured to transmit and receive data over a shared bus according to either a proprietary or a common bus protocol. Each POL regulator may be identified by a unique address that is part of an address group, and may be configured via pin strapping to be able to perform a variety of power management functions. Any one of the POL regulators within the address group may become a bus master and transmit information to the shared bus by addressing itself. The other POL regulators in the address group may monitor the shared bus for events, and may respond to the transmitted information according to their address, their configuration, and the transmitted information. The response may include the POL regulators performing one or more power management functions, including adjusting their respective output voltages.Type: GrantFiled: August 26, 2010Date of Patent: March 15, 2011Assignee: Zilker Labs, Inc.Inventors: Kenneth W. Fernald, James W. Templeton, John A. Wishneusky
-
Publication number: 20100325325Abstract: A power management system may comprise two or more POL regulators configured to transmit and receive data over a shared bus according to either a proprietary or a common bus protocol. Each POL regulator may be identified by a unique address that is part of an address group, and may be configured via pin strapping to be able to perform a variety of power management functions. Any one of the POL regulators within the address group may become a bus master and transmit information to the shared bus by addressing itself The other POL regulators in the address group may monitor the shared bus for events, and may respond to the transmitted information according to their address, their configuration, and the transmitted information. The response may include the POL regulators performing one or more power management functions, including adjusting their respective output voltages.Type: ApplicationFiled: August 26, 2010Publication date: December 23, 2010Inventors: Kenneth W. Fernald, James W. Templeton, John A. Wishneusky
-
Patent number: 7793005Abstract: A power management system may comprise two or more POL regulators configured to transmit and receive data over a shared bus according to either a proprietary or a common bus protocol. Each POL regulator may be identified by a unique address that is part of an address group, and may be configured via pin strapping to be able to perform a variety of power management functions. Any one of the POL regulators within the address group may become a bus master and transmit information to the shared bus by addressing itself. The other POL regulators in the address group may monitor the shared bus for events, and may respond to the transmitted information according to their address, their configuration, and the transmitted information. The response may include the POL regulators performing one or more power management functions, including adjusting their respective output voltages.Type: GrantFiled: June 21, 2006Date of Patent: September 7, 2010Assignee: Zilker Labs, Inc.Inventors: Kenneth W. Fernald, James W. Templeton, John A. Wishneusky
-
Patent number: 7685320Abstract: A power management system may be configured to allow digital information relating to the power management functions of sequencing and fault spreading to be passed between POL regulators using a standard multi-master multi-slave interface such as I2C bus interface or SMBus interface. POL regulators may be configured via pin strapping, and coupled to a serial data bus where they may monitor bus transactions initiated by other similar POL regulators. Each POL regulator may respond to the bus transactions initiated by other POL regulators according to its configuration, and may perform a variety of tasks associated with sequencing and fault spreading in addition to regulating its own voltage output. When configured with a standard multi-master/multi-slave interface such as an I2C bus interface or SMBus interface, the POL regulators may report information to multiple other POL regulators while maintaining compatibility with non-POL devices also connected to the bus.Type: GrantFiled: May 17, 2006Date of Patent: March 23, 2010Assignee: Zilker Labs, Inc.Inventor: John A. Wishneusky
-
Patent number: 7653757Abstract: In one set of embodiments, a power management system comprises two or more devices, such as POL devices, configured to transmit and receive data over a shared bus, such as an I2C bus, according to the bus protocol of the shared bus. Each device may be configured with at least one respective address register, which may be programmed with an address uniquely identifying the device, and a mask register that may be configured to mask select bits of the respective address register, thereby enabling the device to identify device groups. In one embodiment, one of the devices identifying itself as a master device may distribute information to any of the other devices by transmitting the information, which may include commands and/or data, to itself, in effect targeting the address programmed into its own address register.Type: GrantFiled: August 5, 2005Date of Patent: January 26, 2010Assignee: Zilker Labs, Inc.Inventors: Kenneth W. Fernald, James W. Templeton, John A. Wishneusky
-
Publication number: 20100017654Abstract: A Device-to-Device Communication Bus protocol may facilitate transmission of a two to four byte packet by any device sharing the bus. All devices on the bus may monitor the bus, receiving all packets transmitted by other devices and recognizing when they may initiate transmission. The first byte of the packet may be an Address byte uniquely identifying the sender and allowing hardware arbitration to uniquely select one of any number of senders who may wish to transmit and begin transmission simultaneously. Arbitration may take place during transmission of the Address byte, with the transmitting device monitoring a bus bit value as it is transmitting the Address byte. If the data value observed by the transmitting device doesn't match the transmitting device's desired transmit value, the transmitting device may recognize loss of arbitration and suspend transmission to retry once the packet is complete. The receive function in every device may accept the packet as a normal received packet.Type: ApplicationFiled: July 17, 2009Publication date: January 21, 2010Inventor: John A. Wishneusky
-
Patent number: 7522620Abstract: A method and apparatus for scheduling packets using a pre-sort deficit round-robin method. Scheduling decisions for packets are made when packets are received, and entries for the received packets are stored in a pre-sorted scheduling array. A packet is transmitted by dequeuing the packet from the pre-sorted scheduling array.Type: GrantFiled: August 12, 2003Date of Patent: April 21, 2009Assignee: Intel CorporationInventors: John Wishneusky, Sanjeev Jain, David Romano
-
Patent number: 7426215Abstract: A method and apparatus for scheduling packets using a pre-sort scheduling array having one or more smoothing registers. The scheduling array includes a number of round buffers, each round buffer having an associated smoothing register. To schedule a packet for transmission, the packet's transmission round and relative position within that round are determined, and an identifier for the packet is placed at the appropriate position within the scheduling array. A bit of the associated smoothing register is set, the set bit corresponding to the entry receiving the packet identifier. During transmission, the set bits of the smoothing register associated with a current round buffer are read to identify packets that are to be dequeued.Type: GrantFiled: April 6, 2004Date of Patent: September 16, 2008Assignee: Intel CorporationInventors: David Romano, Sanjeev Jain, Gilbert Wolrich, John Wishneusky
-
Patent number: 7415027Abstract: In general, in one aspect, the disclosure describes a method of processing bits of a frame. The method includes accessing a subset of bits of a frame and based, at least in part, on the subset of bits, determining an address of an instruction within a set of instructions that perform at least one framing operation on the bits. The method executes instructions at the determined instruction address.Type: GrantFiled: March 31, 2003Date of Patent: August 19, 2008Assignee: Intel CorporationInventor: John A. Wishneusky
-
Patent number: 7243214Abstract: According to some embodiments, a method determining a number of stages associated with an instruction to be executed via a processor pipeline, determining a number of stages associated with a subsequent instruction, and stalling the pipeline based on the number of stages associated with the instruction to be executed and the number of stages associated with the subsequent instruction is provided.Type: GrantFiled: April 21, 2003Date of Patent: July 10, 2007Assignee: Intel CorporationInventors: Niall D. McDonnell, John Wishneusky
-
Patent number: 7007156Abstract: A programmed state processing machine architecture and method that provides improved efficiency for processing data manipulation tasks. In one embodiment, the processing machine comprises a control engine and a plurality coprocessors, a data memory, and an instruction memory. A sequence of instructions having a plurality of portions are issued by the instruction memory, wherein the control engine and each of the processors is caused to perform a specific task based on the portion of the instructions designated for that component. Accordingly, a data manipulation task can be divided into a plurality of subtasks that are processed in parallel by respective processing components in the architecture.Type: GrantFiled: December 28, 2000Date of Patent: February 28, 2006Assignee: Intel CorporationInventors: Gavin J. Stark, John Wishneusky
-
Publication number: 20060026596Abstract: A programmable processing system that executes multiple instruction contexts includes an instruction memory for storing instructions that are executed by the system, fetch logic for determining an address of an instruction, with the fetch logic including scheduling logic that schedules execution of the instruction contexts based on condition signals indicating an availability of a hardware resource, with the condition signals being divided into groups of condition signals, which are sampled in turn by the scheduling logic to provide a plurality of scan sets of sampled conditions.Type: ApplicationFiled: May 31, 2005Publication date: February 2, 2006Inventor: John Wishneusky
-
Patent number: 6981113Abstract: According to some embodiments, storage registers are provided for a processor pipeline.Type: GrantFiled: April 21, 2003Date of Patent: December 27, 2005Assignee: Intel CorporationInventors: Niall D. McDonnell, John Wishneusky
-
Patent number: 6963535Abstract: A Media Access Control (MAC) Bus interface definition and multiplexor scheme that may be implemented to provide chip layout-insensitive connections between a number of communication physical layer port entities and a single buffer manager or communications controller entity, utilizing a set of independent pipelined buses. The interface comprising three buses: A MAC In Data bus, a MAC Out Data bus, and a MAC Out Message bus. Each bus can operated with an independent set of timing signals to enable data transfers between a system side block and one or more network side blocks. The multiplexor scheme provides a multiplexor for each of the MAC buses, and enables a single system side block to connect to multiple network side blocks. The multiplexors may be also be cascaded.Type: GrantFiled: December 28, 2000Date of Patent: November 8, 2005Assignee: Intel CorporationInventors: Gavin J. Stark, John Wishneusky
-
Publication number: 20050220114Abstract: A method and apparatus for scheduling packets using a pre-sort scheduling array having one or more smoothing registers. The scheduling array includes a number of round buffers, each round buffer having an associated smoothing register. To schedule a packet for transmission, the packet's transmission round and relative position within that round are determined, and an identifier for the packet is placed at the appropriate position within the scheduling array. A bit of the associated smoothing register is set, the set bit corresponding to the entry receiving the packet identifier. During transmission, the set bits of the smoothing register associated with a current round buffer are read to identify packets that are to be dequeued.Type: ApplicationFiled: April 6, 2004Publication date: October 6, 2005Inventors: David Romano, Sanjeev Jain, Gilbert Wolrich, John Wishneusky
-
Publication number: 20050220115Abstract: A method and apparatus for scheduling packets using one or more pre-sort scheduling arrays. Scheduling decisions for packets are made when packets are received, and entries for the received packets are stored in a pre-sorted scheduling array. Packets may be scheduled according to a non-work conserving technique, or packets may be scheduled according to a work conserving technique. A packet is transmitted by dequeuing the packet from a pre-sorted scheduling array.Type: ApplicationFiled: April 6, 2004Publication date: October 6, 2005Inventors: David Romano, Sanjeev Jain, Gilbert Wolrich, John Wishneusky
-
Patent number: 6901507Abstract: A programmable processing system that executes multiple instruction contexts includes an instruction memory for storing instructions that are executed by the system, fetch logic for determining an address of an instruction, with the fetch logic including scheduling logic that schedules execution of the instruction contexts based on condition signals indicating an availability of a hardware resource, with the condition signals being divided into groups of condition signals, which are sampled in turn by the scheduling logic to provide a plurality of scan sets of sampled conditions.Type: GrantFiled: November 19, 2001Date of Patent: May 31, 2005Assignee: Intel CorporationInventor: John A. Wishneusky
-
Patent number: 6874080Abstract: A processing system that executes multiple instruction contexts includes an instruction memory for storing instructions that are executed by the system, a processor unit executing the instructions in a pipelined fashion, a plurality of context registers for storing instructions and instruction addresses for contexts to be executed and fetch logic for selecting an address from one of the context registers and for selecting an instruction from a second of the context registers for execution substantially simultaneously for each cycle of execution of processor unit.Type: GrantFiled: November 19, 2001Date of Patent: March 29, 2005Assignee: Intel CorporationInventor: John A. Wishneusky