Patents by Inventor Jon Robert Tetzloff
Jon Robert Tetzloff has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11422611Abstract: A method for facilitating adaptive frequency in a processor having a plurality of cores. The method can include conducting tests on the processor; determining, via the processor testing system, default parameters for operating one or more of the cores, wherein the default parameters are based on results of the tests and cause one or more of the cores to operate within production yield goals of the processor; determining alternative parameters for operating one or more of the cores, wherein the alternative parameters are based on results of the test and cause one or more of the cores to operate outside production yield goals of the processor, and wherein the alternative parameters are usable to reconfigure one or more of the cores after an initial operation per the default parameters; and writing the default parameters and the alternative parameters to a production data storage of the processor.Type: GrantFiled: November 8, 2019Date of Patent: August 23, 2022Assignee: International Business Machines CorporationInventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Publication number: 20200073459Abstract: A method for facilitating adaptive frequency in a processor having a plurality of cores. The method can include conducting tests on the processor; determining, via the processor testing system, default parameters for operating one or more of the cores, wherein the default parameters are based on results of the tests and cause one or more of the cores to operate within production yield goals of the processor; determining alternative parameters for operating one or more of the cores, wherein the alternative parameters are based on results of the test and cause one or more of the cores to operate outside production yield goals of the processor, and wherein the alternative parameters are usable to reconfigure one or more of the cores after an initial operation per the default parameters; and writing the default parameters and the alternative parameters to a production data storage of the processor.Type: ApplicationFiled: November 8, 2019Publication date: March 5, 2020Inventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Patent number: 10509457Abstract: A processor can have a plurality of cores. A first core processor of a first core can read one or more values of a default parameter set. The first core can be operated in accordance with a first operating characteristic based, at least in part, on the one or more values of the default parameter set. The first core processor can receive an indication to change the operating characteristic of the first core processor. In response to receiving the indication to change the operating characteristic, a signal can be issued to the first core processor to reset. In response to the reset, the first core processor can read one or more values of an alternative parameter set. The first core processor can then be operated in accordance with a second operating characteristic based, at least in part, on the one or more values of the alternative parameter set.Type: GrantFiled: April 6, 2017Date of Patent: December 17, 2019Assignee: International Business Machines CorporationInventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Publication number: 20180292878Abstract: A processor can have a plurality of cores. A first core processor of a first core can read one or more values of a default parameter set. The first core can be operated in accordance with a first operating characteristic based, at least in part, on the one or more values of the default parameter set. The first core processor can receive an indication to change the operating characteristic of the first core processor. In response to receiving the indication to change the operating characteristic, a signal can be issued to the first core processor to reset. In response to the reset, the first core processor can read one or more values of an alternative parameter set. The first core processor can then be operated in accordance with a second operating characteristic based, at least in part, on the one or more values of the alternative parameter set.Type: ApplicationFiled: April 6, 2017Publication date: October 11, 2018Inventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Patent number: 8049526Abstract: A method and apparatus are provided for implementing optimized speed sorting of microprocessors at wafer test. A combination of speed-predicting metrics are measured early in the manufacturing process and are applied to a unique algorithm to properly sort parts into appropriate speed bins. The method significantly improves the accuracy of predicting the chip speed over conventional speed-predicting methods.Type: GrantFiled: June 5, 2008Date of Patent: November 1, 2011Assignee: International Business Machines CorporationInventors: Moyra Kathleen McManus, Hyunjang Nam, Jon Robert Tetzloff
-
Patent number: 7696565Abstract: A FinFET body contact structure and a method for creating the FinFET body contact structure are disclosed. The body contact structure comprises a wide fin portion of a semiconductor fin, the wide fin portion having a polysilicon polygon shape formed on a top surface of the wide fin portion. The polysilicon polygon shape has a center area having no polysilicon. FinFETs are formed on two vertical surfaces of the wide fin portion and gates of the FinFETs are coupled to the polysilicon polygon shape. Top surfaces of the wide fin portion and the polysilicon polygon shape are silicided. Silicide bridging is prevented by sidewall spacers. All convex angles on the polysilicon polygon shape are obtuse enough to prevent creation of bridging vertices. The center area is doped of an opposite type from a source and a drain of an associated FinFET.Type: GrantFiled: April 4, 2007Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7659733Abstract: An apparatus for measuring a structural characteristic between a polysilicon shape and a silicon area. The apparatus for measuring a structural characteristic between a polysilicon shape and a silicon area comprises the silicon area, and a plurality of polysilicon shapes each having a unique orientation relative to the silicon area wherein each of the polysilicon shapes is formed having an angle less than or equal to a critical angle. The critical angle is an angle at or below which a sidewall spacer no longer is formed on a polysilicon shape, thereby causing the polysilicon shape to short circuit to an underlying portion of the silicon area by way of a silicide bridge.Type: GrantFiled: November 15, 2006Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, John Edward Sheet, II, Jon Robert Tetzloff
-
Publication number: 20090306815Abstract: A method and apparatus are provided for implementing optimized speed sorting of microprocessors at wafer test. A combination of speed-predicting metrics are measured early in the manufacturing process and are applied to a unique algorithm to properly sort parts into appropriate speed bins. The method significantly improves the accuracy of predicting the chip speed over conventional speed-predicting methods.Type: ApplicationFiled: June 5, 2008Publication date: December 10, 2009Inventors: Moyra Kathleen McManus, Hyunjang Nam, Jon Robert Tetzloff
-
Patent number: 7453272Abstract: A method is disclosed for measuring alignment of polysilicon shapes relative to a silicon area wherein the presence of an electrical coupling is used to determine the presence of bias or misalignment. Bridging vertices on the polysilicon shapes are formed. Bridging vertices over the silicon area create low resistance connections between those bridging vertices and the silicon area; other bridging vertices over ROX (recessed oxide) areas do not create low resistance connections between those other bridging vertices and the silicon area. Determining which bridging vertices have low resistance connections to the silicon area and how many bridging vertices have low resistance connections to the silicon area are used to determine the bias and misalignment of the polysilicon shapes relative to the silicon area.Type: GrantFiled: November 15, 2006Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, John Edward Sheets, Jon Robert Tetzloff
-
Patent number: 7336086Abstract: An apparatus and method are disclosed for measuring bias of polysilicon shapes relative to a silicon area wherein the presence of an electrical coupling is used to determine the presence of bias. Bridging vertices on the polysilicon shapes are formed. Bridging vertices over the silicon area create low resistance connections between those bridging vertices and the silicon area; other bridging vertices over ROX (recessed oxide) areas do not create low resistance connections between those other bridging vertices and the silicon area. Determining which bridging vertices have low resistance connections to the silicon area and how many bridging vertices have low resistance connections to the silicon area are used to determine the bias of the polysilicon shapes relative to the silicon area.Type: GrantFiled: November 15, 2006Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7317605Abstract: An apparatus and method is disclosed for improving timing margins of logic paths on a semiconductor chip. Typical logic embodiments, such as CMOS (Complementary Metal Oxide Semiconductor), have path delays that become shorter as supply voltage is increased. Embodiments of the present invention store product data on each particular chip. The product data includes, for examples, but not limited to, a voltage range having a low limit voltage and a high limit voltage, a limit temperature, and performance of the particular chip in storage for the particular chip. Each chip has a voltage controller, a timer, and a thermal monitor. The voltage controller communicates with a voltage regulator and dynamically causes a voltage supply coupled to the chip to be as high as possible in the voltage range, subject to the limit temperature.Type: GrantFiled: March 11, 2004Date of Patent: January 8, 2008Assignee: International Business Machines CorporationInventors: Richard Lee Donze, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7241649Abstract: A FinFET body contact structure and a method for creating the FinFET body contact structure are disclosed. The body contact structure comprises a wide fin portion of a semiconductor fin, the wide fin portion having a polysilicon polygon shape formed on a top surface of the wide fin portion. The polysilicon polygon shape has a center area having no polysilicon. FinFETs are formed on two vertical surfaces of the wide fin portion and gates of the FinFETs are coupled to the polysilicon polygon shape. Top surfaces of the wide fin portion and the polysilicon polygon shape are silicided. Silicide bridging is prevented by sidewall spacers. All convex angles on the polysilicon polygon shape are obtuse enough to prevent creation of bridging vertices. The center area is doped of an opposite type from a source and a drain of an associated FinFET.Type: GrantFiled: October 29, 2004Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7227183Abstract: An apparatus and method is disclosed for determining polysilicon conductor width for 3-dimensional field effect transistors (FinFETs). Two or more resistors are constructed using a topology in which polysilicon conductors are formed over a plurality of silicon “fins”. A first resistor has a first line width. A second resistor has a second line width. The second line width is slightly different than the first line width. Advantageously, the first line width is equal to the nominal design width used to make FET gates in the particular semiconductor technology. Resistance measurements of the resistors and subsequent calculations using the resistance measurements are used to determine the actual polysilicon conductor width produced by the semiconductor process. A composite test structure not only allows calculation of the polysilicon conductor width, but provides proof that differences in the widths used in the calculations do not introduce objectionable etching characteristics of the polysilicon conductors.Type: GrantFiled: September 17, 2004Date of Patent: June 5, 2007Assignee: International Business Machines CorporationInventors: Richard Lee Donze, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7183780Abstract: An apparatus for measuring alignment of polysilicon shapes to a silicon area. Each polysilicon shape in a first plurality of polysilicon shapes has a bridging vertex positioned near the silicon area. Each polysilicon shape in a second plurality of polysilicon shapes has a bridging vertex positioned near the silicon area. The second plurality of silicon shapes is positioned on the opposite side of the silicon area from the first plurality of silicon shapes. An electrical measurement of how many of the polysilicon shapes in the first plurality of polysilicon shapes and in the second plurality of polysilicon shapes provides a measurement of alignment of the polysilicon shapes and the silicon area.Type: GrantFiled: September 17, 2004Date of Patent: February 27, 2007Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, John Edward Sheets, II, Jon Robert Tetzloff