Patents by Inventor Jonas Goode
Jonas Goode has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978524Abstract: A data storage device includes a memory device including a plurality of wordlines, each wordline having a plurality of cells, and a cell statistics generator (CSG) disposed on the memory device. The CSG includes logic configured to receive a plurality of left read senses and a plurality of right read senses for the plurality of cells of a wordline, determine a plurality of first windows and a plurality of second windows, determine a left window sum and a right window sum, determine a deviation parameter and a dispersion parameter based on the left window sum and the right window sum, and determine one or more characteristics of the plurality of cells based on the deviation parameter and the dispersion parameter. The deviation parameter and the dispersion parameter are used to describe a number of errors of the left read sense and the right read sense.Type: GrantFiled: August 25, 2021Date of Patent: May 7, 2024Assignee: Western Digital Technologies, Inc.Inventors: Jonas Goode, Richard Galbraith, Henry Yip, Vinh Hoang
-
Patent number: 11953987Abstract: Example systems, read channels, and methods provide states equalization for a digital data signal in preparation for a soft output detector. The states equalizer determines a set of signal values from the digital data signal and filters the set of signal values through a set of finite impulse response filters configured to generate a set of state values for a target signal value, where each filter corresponds to a potential state of the target signal value. Based on the state values, a set of probabilities for possible states is determined and used to populate a decision matrix for a soft output detector.Type: GrantFiled: September 16, 2022Date of Patent: April 9, 2024Assignee: Western Digital Technologies, Inc.Inventors: Iouri Oboukhov, Richard Galbraith, Jonas Goode, Henry Yip, Niranjay Ravindran
-
Publication number: 20240106461Abstract: Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix based on write verification determining extended parity are described. A data unit with a base set of parity bits may be written to a non-volatile storage medium and then read back for write verification. The data unit may be decoded using the base set of parity bits and corresponding primary parity matrix. Based on the decoding of the write verification read signal, a number of parity bits for an extended set of parity bits may be determined and the extended set of parity bits may be stored to an extended parity storage location for use during subsequent read operations.Type: ApplicationFiled: September 26, 2022Publication date: March 28, 2024Inventors: Iouri Oboukhov, Derrick E. Burton, Weldon M. Hanson, Niranjay Ravindran, Richard Galbraith, Jonas Goode
-
Publication number: 20240095121Abstract: Example systems, read channels, and methods provide states equalization for a digital data signal in preparation for a soft output detector. The states equalizer determines a set of signal values from the digital data signal and filters the set of signal values through a set of finite impulse response filters configured to generate a set of state values for a target signal value, where each filter corresponds to a potential state of the target signal value. Based on the state values, a set of probabilities for possible states is determined and used to populate a decision matrix for a soft output detector.Type: ApplicationFiled: September 16, 2022Publication date: March 21, 2024Inventors: Iouri Oboukhov, Richard Galbraith, Jonas Goode, Henry Yip, Niranjay Ravindran
-
Patent number: 11869614Abstract: A non-volatile memory device includes a plurality of wordlines, each comprising a plurality of cells, a hard decode configured to read each cell of the plurality of cells at a hard decode voltage, a left read sense configured to read voltage values of each cell to the left of the hard decode voltage at a left read sense voltage, a right read sense configured to read voltage values of each cell to the right of the hard decode voltage at a right read sense voltage, a first combiner configured to determine a difference of voltage values read by the left read sense and right read sense to produce a dispersion signal, and a second combiner configured to determine a sum of the voltage values read by the left read sense and right read sense to produce a deviation signal.Type: GrantFiled: August 25, 2021Date of Patent: January 9, 2024Assignee: Western Digital Technologies, Inc.Inventors: Jonas Goode, Richard Galbraith, Henry Yip, Vinh Hoang
-
Patent number: 11716097Abstract: Example systems, read channel circuits, data storage devices, and methods to provide signal correction based on soft information in a read channel are described. The read channel circuit includes a soft output detector, such as a soft output Viterbi algorithm (SOVA) detector, and a signal correction circuit. The soft output detector passes detected data bits and corresponding soft information to the signal correction circuit. The signal correction circuit uses the soft information to determine a signal correction value, which is combined with input signal to return a corrected signal to the soft output detector for a next iteration. In some configurations, the signal correction value may compensate for DC offset, AC coupling poles, and/or signal asymmetries to reduce baseline wander in the read channel.Type: GrantFiled: December 29, 2021Date of Patent: August 1, 2023Assignee: Western Digital Technologies, Inc.Inventors: Richard Galbraith, Niranjay Ravindran, Iouri Oboukhov, Pradhan Bellam, Henry Yip, Jonas Goode, Weldon M. Hanson
-
Publication number: 20230208445Abstract: Example systems, read channel circuits, data storage devices, and methods to provide signal correction based on soft information in a read channel are described. The read channel circuit includes a soft output detector, such as a soft output Viterbi algorithm (SOVA) detector, and a signal correction circuit. The soft output detector passes detected data bits and corresponding soft information to the signal correction circuit. The signal correction circuit uses the soft information to determine a signal correction value, which is combined with input signal to return a corrected signal to the soft output detector for a next iteration. In some configurations, the signal correction value may compensate for DC offset, AC coupling poles, and/or signal asymmetries to reduce baseline wander in the read channel.Type: ApplicationFiled: December 29, 2021Publication date: June 29, 2023Inventors: Richard Galbraith, Niranjay Ravindran, Iouri Oboukhov, Pradhan Bellam, Henry Yip, Jonas Goode, Weldon M. Hanson
-
Patent number: 11677420Abstract: Example systems, read channel circuits, data storage devices, and methods to use inter-symbol interference message passing (ISI-MP) data in a read channel are described. The read channel circuit includes a soft output detector, such as a soft output Viterbi algorithm (SOVA) detector, configured to determine both the first most likely and second most likely sets of symbols and output inter-symbol interference data based on the adjacent symbols and corresponding ISI in each set of symbols. The inter-symbol interference data may be used by an ISI-MP circuit configured to model ISI-MP and provide feedback to an iterative decoder during local iterations.Type: GrantFiled: March 1, 2022Date of Patent: June 13, 2023Assignee: Western Digital Technologies, Inc.Inventors: Richard Galbraith, Jonas Goode, Iouri Oboukhov, Niranjay Ravindran
-
Patent number: 11656789Abstract: A data storage device includes a memory device including a plurality of wordlines, each including a plurality of cells, and a cell statistics generator (CSG) disposed on the memory device. The CSG includes logic configured to receive a first read sense at a threshold voltage of one or more threshold voltages of each cell of a wordline of the plurality of wordlines, determine that a second read sense is required based on the first read sense, receive the second read sense, determine a deviation parameter and a dispersion parameter for an asymmetric adjustment of the left threshold voltage and the right threshold voltage, and adjust the left threshold voltage and the right threshold voltage based on the deviation parameter and the dispersion parameter. The second read sense includes a plurality of left read senses at a left threshold voltage and a plurality of right senses at a right threshold voltage.Type: GrantFiled: August 25, 2021Date of Patent: May 23, 2023Assignee: Western Digital Technologies, Inc.Inventors: Jonas Goode, Richard Galbraith, Henry Yip, Vinh Hoang
-
Publication number: 20230062048Abstract: A data storage device includes a memory device including a plurality of wordlines, each wordline having a plurality of cells, and a cell statistics generator (CSG) disposed on the memory device. The CSG includes logic configured to receive a plurality of left read senses and a plurality of right read senses for the plurality of cells of a wordline, determine a plurality of first windows and a plurality of second windows, determine a left window sum and a right window sum, determine a deviation parameter and a dispersion parameter based on the left window sum and the right window sum, and determine one or more characteristics of the plurality of cells based on the deviation parameter and the dispersion parameter. The deviation parameter and the dispersion parameter are used to describe a number of errors of the left read sense and the right read sense.Type: ApplicationFiled: August 25, 2021Publication date: March 2, 2023Inventors: Jonas GOODE, Richard GALBRAITH, Henry YIP, Vinh HOANG
-
Publication number: 20230066469Abstract: A data storage device includes a memory device including a plurality of wordlines, each including a plurality of cells, and a cell statistics generator (CSG) disposed on the memory device. The CSG includes logic configured to receive a first read sense at a threshold voltage of one or more threshold voltages of each cell of a wordline of the plurality of wordlines, determine that a second read sense is required based on the first read sense, receive the second read sense, determine a deviation parameter and a dispersion parameter for an asymmetric adjustment of the left threshold voltage and the right threshold voltage, and adjust the left threshold voltage and the right threshold voltage based on the deviation parameter and the dispersion parameter. The second read sense includes a plurality of left read senses at a left threshold voltage and a plurality of right senses at a right threshold voltage.Type: ApplicationFiled: August 25, 2021Publication date: March 2, 2023Inventors: Jonas GOODE, Richard GALBRAITH, Henry YIP, Vinh HOANG
-
Publication number: 20230063666Abstract: A non-volatile memory device includes a plurality of wordlines, each comprising a plurality of cells, a hard decode configured to read each cell of the plurality of cells at a hard decode voltage, a left read sense configured to read voltage values of each cell to the left of the hard decode voltage at a left read sense voltage, a right read sense configured to read voltage values of each cell to the right of the hard decode voltage at a right read sense voltage, a first combiner configured to determine a difference of voltage values read by the left read sense and right read sense to produce a dispersion signal, and a second combiner configured to determine a sum of the voltage values read by the left read sense and right read sense to produce a deviation signal.Type: ApplicationFiled: August 25, 2021Publication date: March 2, 2023Inventors: Jonas GOODE, Richard GALBRAITH, Henry YIP, Vinh HOANG
-
Publication number: 20220398153Abstract: A data storage device is disclosed comprising a non-volatile storage medium (NVSM). Problematic patterns in a block of input data are identified, and the problematic patterns are relocated from an initial location to an erasure region of the block to generate a modified block. The modified block is erasure encoded into an erasure codeword, at least part of the erasure codeword is stored in the NVSM.Type: ApplicationFiled: June 11, 2021Publication date: December 15, 2022Inventors: IOURI OBOUKHOV, RICHARD L. GALBRAITH, JONAS A. GOODE
-
Patent number: 11513895Abstract: A data storage device is disclosed comprising a non-volatile storage medium (NVSM). Problematic patterns in a block of input data are identified, and the problematic patterns are relocated from an initial location to an erasure region of the block to generate a modified block. The modified block is erasure encoded into an erasure codeword, at least part of the erasure codeword is stored in the NVSM.Type: GrantFiled: June 11, 2021Date of Patent: November 29, 2022Assignee: Western Digital Technologies, Inc.Inventors: Iouri Oboukhov, Richard L. Galbraith, Jonas A. Goode
-
Patent number: 11487611Abstract: The present disclosure generally relates to applying LDPC coding to memory cells with an arbitrary number of levels. Modulation code is applied to a first portion of user bits. The coded user data is stored in a first modulation block. Parity bits are then generated for the first portion of user bits. The parity bits are then stored in a second modulation block different from the first modulation block. Modulation code is then applied to a second portion of user bits which are stored in the second modulation block. Parity bits are then generated for the second portion of user bits and stored in a third modulation block. The parity bits are thus embedded in a separate modulation block from the modulation block where the user data is stored.Type: GrantFiled: February 23, 2021Date of Patent: November 1, 2022Assignee: Western Digital Technologies, Inc.Inventors: Iouri Oboukhov, Richard Galbraith, Jonas Goode, Niranjay Ravindran
-
Publication number: 20220107865Abstract: The present disclosure generally relates to applying LDPC coding to memory cells with an arbitrary number of levels. Modulation code is applied to a first portion of user bits. The coded user data is stored in a first modulation block. Parity bits are then generated for the first portion of user bits. The parity bits are then stored in a second modulation block different from the first modulation block. Modulation code is then applied to a second portion of user bits which are stored in the second modulation block. Parity bits are then generated for the second portion of user bits and stored in a third modulation block. The parity bits are thus embedded in a separate modulation block from the modulation block where the user data is stored.Type: ApplicationFiled: February 23, 2021Publication date: April 7, 2022Inventors: Iouri OBOUKHOV, Richard GALBRAITH, Jonas GOODE, Niranjay RAVINDRAN
-
Patent number: 11295764Abstract: A data storage device is disclosed comprising a head actuated over a magnetic media, wherein the head comprises a write element and a first read element. A preamp circuit comprising an interface includes at least a write line associated with the write element of the head and a first read line associated with the first read element of the head. A first read signal is received from the preamp circuit over the first read line during a read operation, and configuration data is transmitted to the preamp circuit over the first read line during a write operation.Type: GrantFiled: March 28, 2021Date of Patent: April 5, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Jonas A. Goode, Richard L. Galbraith, Joey M. Poss, John T. Contreras
-
Patent number: 11295819Abstract: A controller utilizes dual sense bin balancing (DSBB) to adjust a read level between memory states of an array of NAND flash memory cells. One or more iterations of DSBB may be performed to provide a read level. Each iteration of the DSBB includes performing a first sense read, performing a second sense read, determining a read error, and adjusting the initial read level. The first sense read is performed at a first offset of an initial read level of memory cells. The second sense read is performed at a second offset of the initial read level of memory cells. A read error is determined from the first sense read and the second sense read. The read level is adjusted by the read error. A read of the randomized data pattern is conducted with the adjusted read level of a last iteration of the DSBB.Type: GrantFiled: June 30, 2020Date of Patent: April 5, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Jonas Goode, Richard Galbraith, Henry Yip, Idan Alrod, Eran Sharon
-
Publication number: 20210407598Abstract: Dual sense bin balancing (DSBB) to adjust a read level between memory states of an array of NAND flash memory cells implemented in a logic circuit of a NAND flash die or in a storage device controller. Reading a randomized data pattern stored in an array of memory cells includes performing one or more iterations of a DSBB to provide a read level. Each iteration of the DSBB includes performing a first sense read, performing a second sense read, determining a read error, and adjusting the initial read level. The first sense read is performed at a first offset of an initial read level of memory cells to determine a first number of memory cells relative to the first offset. The second sense read is performed at a second offset of the initial read level of memory cells to determine a second number of memory cells relative to the second offset. A read error of the initial read level is determined from the first sense read and the second sense read.Type: ApplicationFiled: June 30, 2020Publication date: December 30, 2021Inventors: Jonas GOODE, Richard GALBRAITH, Henry YIP, Idan ALROD, Eran SHARON
-
Patent number: 10937510Abstract: A method for identifying cell coupling in a memory system includes generating a two-dimensional pseudorandom binary sequence array. The method also includes performing an erase operation on a plurality of cells of a memory block of the memory system. The method also includes performing a write operation on the plurality of cells using the two-dimensional pseudorandom binary sequence array. The method also includes performing a read operation on the plurality of cells to identify a voltage value for each cell of the plurality of cells. The method also includes identifying cell coupling between respective cells of the plurality of cells using the voltage value for each of the cells of the plurality of cells.Type: GrantFiled: June 28, 2019Date of Patent: March 2, 2021Assignee: Western Digital Technologies, Inc.Inventors: Richard Galbraith, Jonas Goode, Henry Yip, Ravi Kumar, Niranjay Ravindran