Patents by Inventor Jonathan Audy
Jonathan Audy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9991782Abstract: Methods, systems and apparatuses for voltage regulation are disclosed. For an embodiment, a voltage regulator includes a power source block configured to convert an input voltage to an output voltage to supply current to an output load, a storage capacitor, and an active filter configured to transfer energy between the output load and the storage capacitor. A conversion ratio of the active filter is controlled by a parameter related to the output voltage, and a conversion ratio of the power source block is at least partially controlled by a parameter related to the voltage on the storage capacitor.Type: GrantFiled: June 18, 2017Date of Patent: June 5, 2018Assignee: R2 SemiconductorInventors: Edward Paul Coleman, Eric Bernard Rodal, Jonathan Audy, David Fisher
-
Publication number: 20170310205Abstract: Methods, systems and apparatuses for voltage regulation are disclosed. For an embodiment, a voltage regulator includes a power source block configured to convert an input voltage to an output voltage to supply current to an output load, a storage capacitor, and an active filter configured to transfer energy between the output load and the storage capacitor. A conversion ratio of the active filter is controlled by a parameter related to the output voltage, and a conversion ratio of the power source block is at least partially controlled by a parameter related to the voltage on the storage capacitor.Type: ApplicationFiled: June 18, 2017Publication date: October 26, 2017Applicant: R2 Semiconductor, Inc.Inventors: Edward Paul Coleman, Eric Bernard Rodal, Jonathan Audy, David Fisher
-
Patent number: 9716433Abstract: Methods, systems and apparatuses for voltage regulation are disclosed. For an embodiment, a voltage regulator includes a power source block configured to convert an input voltage to an output voltage to supply current to an output load, a storage capacitor, and an active filter configured to transfer energy between the output load and the storage capacitor. A conversion ratio of the active filter is controlled by a parameter related to the output voltage, and a conversion ratio of the power source block is at least partially controlled by a parameter related to the voltage on the storage capacitor.Type: GrantFiled: November 14, 2015Date of Patent: July 25, 2017Assignee: R2 Semiconductor, Inc.Inventors: Edward Paul Coleman, Eric Bernard Rodal, Jonathan Audy, David Fisher
-
Publication number: 20160211750Abstract: Methods, systems and apparatuses for voltage regulation are disclosed. For an embodiment, a voltage regulator includes a power source block configured to convert an input voltage to an output voltage to supply current to an output load, a storage capacitor, and an active filter configured to transfer energy between the output load and the storage capacitor. A conversion ratio of the active filter is controlled by a parameter related to the output voltage, and a conversion ratio of the power source block is at least partially controlled by a parameter related to the voltage on the storage capacitor.Type: ApplicationFiled: November 14, 2015Publication date: July 21, 2016Applicant: R2 SEMICONDUCTOR, INC.Inventors: Edward Paul Coleman, Eric Bernard Rodal, Jonathan Audy, David Fisher
-
Publication number: 20140340140Abstract: A charge pump system and method that may provide large supply voltages and currents with reduced ripple voltage at reduced ripple frequency. The charge pump system may include an array of charge pumps and a delay pipeline. The array of charge pumps may include a plurality of charge pumps. The delay pipeline may include a plurality of delay elements. The delay elements may respond to a global trigger signal to output a trigger signal to the array of charge pumps. Respective charge pumps may fire in response to the trigger signal.Type: ApplicationFiled: August 4, 2014Publication date: November 20, 2014Applicant: ANALOG DEVICES, INC.Inventors: Eric SIRAGUSA, Franklin MURDEN, Jonathan AUDY
-
Patent number: 8829980Abstract: A charge pump system and method that may provide large supply voltages and currents with reduced ripple voltage at reduced ripple frequency. The charge pump system may include an array of charge pumps and a delay pipeline. The array of charge pumps may include a plurality of charge pumps. The delay pipeline may include a plurality of delay elements. The delay elements may respond to a global trigger signal to output a trigger signal to the array of charge pumps. Respective charge pumps may fire in response to the trigger signal.Type: GrantFiled: August 22, 2011Date of Patent: September 9, 2014Assignee: Analog Devices, Inc.Inventors: Eric Siragusa, Franklin Murden, Jonathan Audy
-
Publication number: 20120242401Abstract: A charge pump system and method that may provide large supply voltages and currents with reduced ripple voltage at reduced ripple frequency. The charge pump system may include an array of charge pumps and a delay pipeline. The array of charge pumps may include a plurality of charge pumps. The delay pipeline may include a plurality of delay elements. The delay elements may respond to a global trigger signal to output a trigger signal to the array of charge pumps. Respective charge pumps may fire in response to the trigger signal.Type: ApplicationFiled: August 22, 2011Publication date: September 27, 2012Applicant: ANALOG DEVICES, INC.Inventors: Eric SIRAGUSA, Franklin MURDEN, Jonathan AUDY
-
Patent number: 7327595Abstract: A dynamically read fuse cell includes a first circuit which includes a known reference resistance Rref, and a second circuit which includes a programmed fuse having a resistance Rfuse; the state of the programmed fuse is to be read. The first and second circuits receive a common “read” signal, and are arranged to produce first and second outputs which begin changing state in response; the first and second outputs have respective slew rates which vary with Rref and Rfuse, respectively. The first and second circuits are interconnected such that causing both outputs to begin changing state in response to the “read” signal triggers a time domain race condition, the result of which indicates which of the outputs slewed more quickly in response to the “read” signal, thereby indicating the relationship between Rref and Rfuse and, when Rref is properly chosen, the state of the fuse.Type: GrantFiled: May 9, 2006Date of Patent: February 5, 2008Assignee: Analog Devices, Inc.Inventors: Jonathan Audy, Trey Roessig
-
Publication number: 20070274118Abstract: A dynamically read fuse cell comprises a first circuit which includes a known reference resistance Rref, and a second circuit which includes a programmed fuse having a resistance Rfuse; the state of the programmed fuse is to be read. The first and second circuits receive a common “read” signal, and are arranged to produce first and second outputs which begin changing state in response; the first and second outputs have respective slew rates which vary with Rref and Rfuse, respectively. The first and second circuits are interconnected such that causing both outputs to begin changing state in response to the “read” signal triggers a time domain race condition, the result of which indicates which of the outputs slewed more quickly in response to the “read” signal, thereby indicating the relationship between Rref and Rfuse and, when Rref is properly chosen, the state of the fuse.Type: ApplicationFiled: May 9, 2006Publication date: November 29, 2007Inventors: Jonathan Audy, Trey Roessig
-
Patent number: 7030641Abstract: A programmable fuse state determination system and method provide a fuse current through a programmed fuse which produces a voltage that varies with the fuse's resistance. The voltage is compared with a threshold voltage to indicate whether the fuse is blown or intact. The invention employs ‘normal’ and ‘test’ modes, in which the relationship between the fuse's resistance and the threshold voltage differ, such that a higher fuse resistance is required for the fuse to be determined blown in the ‘test’ mode than in the ‘normal’ mode.Type: GrantFiled: September 17, 2004Date of Patent: April 18, 2006Assignee: Analog Devices, Inc.Inventors: Andrew T. K. Tang, Trey Roessig, David Thomson, Jonathan Audy
-
Publication number: 20060001459Abstract: An anti-cross conduction driver control circuit and method prevent the occurrence of race conditions and avoid cross-conduction between series-connected power devices, typically MOSFETs, controlled in accordance with the present invention. Individual state machines are connected across the inputs and outputs of each power device driver, and are arranged to accurately determine when the driver has completed a task requested of it. Each state machine produces a “lockout” signal based on driver status, which is used to inhibit the operation of the opposite driver under prescribed conditions, and to thereby prevent cross-conduction between the series-connected power devices.Type: ApplicationFiled: January 12, 2005Publication date: January 5, 2006Inventor: Jonathan Audy
-
Publication number: 20050216631Abstract: A communication system includes a master device which communicates with a chain of serially-connected slave devices. The master originates messages, each of which is intended for a particular ‘target’ slave device. Each message contains a ‘distance to target device’ value equal to the number of devices between the master and target, and a data packet containing data to be conveyed between the master and target. Each slave device determines if the ‘distance to target device’ value indicates that it is the target. If not, the slave device increments or decrements the value in real time, with no latency, and transmits the modified message to the next slave device until received by the target device. In one embodiment, the target device may place data in the data packet, and the slave devices are arranged to buffer the data back to the master device.Type: ApplicationFiled: March 22, 2005Publication date: September 29, 2005Inventors: Michael Daly, Jonathan Audy
-
Patent number: 6246243Abstract: A programmable “semi-fusible” link system is used to trim one or more circuit parameters. Each semi-fusible link, typically a thin film resistor, has “intact” and “blown” states, with the link having a first, non-zero resistance when intact, and a second, higher but finite resistance when blown, which is accomplished by forcing a predetermined current through the link. Each link is connected to a respective active devices which, when turned on, provide the current needed to blow the link. The links are also connected in series with respective current sources, and to respective threshold detectors connected to monitor the current through their respective links. Each threshold detector provides a logic output which indicates whether its link is intact or blown based on the magnitude of the link current. A “disable” circuit may also be included which, when activated, prevents the further programming of any of the circuit's semi-fusible links.Type: GrantFiled: January 21, 2000Date of Patent: June 12, 2001Assignee: Analog Devices, Inc.Inventor: Jonathan Audy
-
Patent number: 5933045Abstract: A comparison system compares a voltage which is proportional to absolute temperature S.sub.p to one which is equal to the sum of a conventional, uncorrected, bandgap cell voltage VBG and a proportional to absolute temperature voltage CT. The addition of CT to the uncorrected bandgap signal value yields a signal of the form Sp/(VBG+CT), which exhibits improved linearity over a signal of the form Sp/VBG, where VBG includes a Tln(T) term.Type: GrantFiled: February 10, 1997Date of Patent: August 3, 1999Assignee: Analog Devices, Inc.Inventors: Jonathan Audy, A. Paul Brokaw, Evaldo Miranda, David Thomson