Patents by Inventor Jonathan M. Haswell
Jonathan M. Haswell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11886286Abstract: Generating data checksum for a data object including multiple data units comprises, for each data unit, obtaining a corresponding address of the data unit, and rotating the data unit based on said corresponding address of the data unit to generate a rotated data unit. A checksum value for the data object is determined based on said rotated data units.Type: GrantFiled: September 21, 2021Date of Patent: January 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jonathan M. Haswell
-
Patent number: 11429284Abstract: In an example, an apparatus may include a memory comprising a number of groups of memory cells and a controller coupled to the memory and configured to track respective invalidation velocities of the number of groups of memory cells and to assign categories to the number of groups of memory cells based on the invalidation velocities.Type: GrantFiled: December 2, 2019Date of Patent: August 30, 2022Assignee: Micron Technology, Inc.Inventors: Shirish D. Bahirat, Jonathan M. Haswell, William Akin
-
Patent number: 11232041Abstract: An example apparatus for memory addressing can include an array of memory cells. The apparatus can include a memory cache configured to store at least a portion of an address mapping table. The address mapping table can include a number of regions corresponding to respective amounts of logical address space of the array. The address mapping table can map translation units (TUs) to physical locations in the array. Each one of the number of regions can include a first table. The first table can include entries corresponding to respective TU logical address of the respective amounts of logical address space, respective pointers, and respective offsets. Each one of the number of regions can include a second table. The second table can include entries corresponding to respective physical address ranges of the array. The entries of the second table can include respective physical address fields and corresponding respective count fields.Type: GrantFiled: January 10, 2020Date of Patent: January 25, 2022Assignee: Micron Technology, Inc.Inventor: Jonathan M. Haswell
-
Publication number: 20220004454Abstract: Generating data checksum for a data object including multiple data units comprises, for each data unit, obtaining a corresponding address of the data unit, and rotating the data unit based on said corresponding address of the data unit to generate a rotated data unit. A checksum value for the data object is determined based on said rotated data units.Type: ApplicationFiled: September 21, 2021Publication date: January 6, 2022Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jonathan M. HASWELL
-
Patent number: 11132251Abstract: Generating data checksum for a data object including multiple data units comprises, for each data unit, obtaining a corresponding address of the data unit, and rotating the data unit based on said corresponding address of the data unit to generate a rotated data unit. A checksum value for the data object is determined based on said rotated data units.Type: GrantFiled: May 31, 2012Date of Patent: September 28, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jonathan M. Haswell
-
Patent number: 11113205Abstract: An example apparatus for die addressing can include an array of memory cells and a memory cache. The memory cache can be configured to store at least a portion of an address mapping table. The address mapping table can include entries that map translation units (TUs) to physical locations in the array. The entries can include data that indicate a location within the array that stores a particular TU without including data that indicates which die of the array the TU is stored in.Type: GrantFiled: July 31, 2017Date of Patent: September 7, 2021Assignee: Micron Technology, Inc.Inventor: Jonathan M. Haswell
-
Patent number: 11055230Abstract: The present disclosure includes apparatuses and methods for logical to physical mapping. A number of embodiments include a logical to physical (L2P) update table, a L2P table cache, and a controller. The controller may be configured to cause a list of updates to be applied to an L2P table to be stored in the L2P update table.Type: GrantFiled: February 12, 2020Date of Patent: July 6, 2021Assignee: Micron Technology, Inc.Inventor: Jonathan M. Haswell
-
Publication number: 20200183855Abstract: The present disclosure includes apparatuses and methods for logical to physical mapping. A number of embodiments include a logical to physical (L2P) update table, a L2P table cache, and a controller. The controller may be configured to cause a list of updates to be applied to an L2P table to be stored in the L2P update table.Type: ApplicationFiled: February 12, 2020Publication date: June 11, 2020Inventor: Jonathan M. Haswell
-
Publication number: 20200151110Abstract: An example apparatus for memory addressing can include an array of memory cells. The apparatus can include a memory cache configured to store at least a portion of an address mapping table. The address mapping table can include a number of regions corresponding to respective amounts of logical address space of the array. The address mapping table can map translation units (TUs) to physical locations in the array. Each one of the number of regions can include a first table. The first table can include entries corresponding to respective TU logical address of the respective amounts of logical address space, respective pointers, and respective offsets. Each one of the number of regions can include a second table. The second table can include entries corresponding to respective physical address ranges of the array. The entries of the second table can include respective physical address fields and corresponding respective count fields.Type: ApplicationFiled: January 10, 2020Publication date: May 14, 2020Inventor: Jonathan M. Haswell
-
Publication number: 20200142613Abstract: In an example, an apparatus may include a memory comprising a number of groups of memory cells and a controller coupled to the memory and configured to track respective invalidation velocities of the number of groups of memory cells and to assign categories to the number of groups of memory cells based on the invalidation velocities.Type: ApplicationFiled: December 2, 2019Publication date: May 7, 2020Inventors: Shirish D. Bahirat, Jonathan M. Haswell, William Akin
-
Patent number: 10628326Abstract: The present disclosure includes apparatuses and methods for logical to physical mapping. A number of embodiments include a logical to physical (L2P) update table, a L2P table cache, and a controller. The controller may be configured to cause a list of updates to be applied to an L2P table to be stored in the L2P update table.Type: GrantFiled: August 21, 2017Date of Patent: April 21, 2020Assignee: Micron Technology, Inc.Inventor: Jonathan M. Haswell
-
Patent number: 10534718Abstract: An example apparatus for memory addressing can include an array of memory cells. The apparatus can include a memory cache configured to store at least a portion of an address mapping table. The address mapping table can include a number of regions corresponding to respective amounts of logical address space of the array. The address mapping table can map translation units (TUs) to physical locations in the array. Each one of the number of regions can include a first table. The first table can include entries corresponding to respective TU logical address of the respective amounts of logical address space, respective pointers, and respective offsets. Each one of the number of regions can include a second table. The second table can include entries corresponding to respective physical address ranges of the array. The entries of the second table can include respective physical address fields and corresponding respective count fields.Type: GrantFiled: July 31, 2017Date of Patent: January 14, 2020Assignee: Micron Technology, Inc.Inventor: Jonathan M. Haswell
-
Patent number: 10496297Abstract: In an example, an apparatus may include a memory comprising a number of groups of memory cells and a controller coupled to the memory and configured to track respective invalidation velocities of the number of groups of memory cells and to assign categories to the number of groups of memory cells based on the invalidation velocities.Type: GrantFiled: November 21, 2017Date of Patent: December 3, 2019Assignee: Micron Technology, Inc.Inventors: Shirish D. Bahirat, Jonathan M. Haswell, William Akin
-
Publication number: 20190155521Abstract: In an example, an apparatus may include a memory comprising a number of groups of memory cells and a controller coupled to the memory and configured to track respective invalidation velocities of the number of groups of memory cells and to assign categories to the number of groups of memory cells based on the invalidation velocities.Type: ApplicationFiled: November 21, 2017Publication date: May 23, 2019Inventors: Shirish D. Bahirat, Jonathan M. Haswell, William Akin
-
Publication number: 20190057038Abstract: The present disclosure includes apparatuses and methods for logical to physical mapping. A number of embodiments include a logical to physical (L2P) update table, a L2P table cache, and a controller. The controller may be configured to cause a list of updates to be applied to an L2P table to be stored in the L2P update table.Type: ApplicationFiled: August 21, 2017Publication date: February 21, 2019Inventor: Jonathan M. Haswell
-
Publication number: 20190034347Abstract: An example apparatus for memory addressing can include an array of memory cells. The apparatus can include a memory cache configured to store at least a portion of an address mapping table. The address mapping table can include a number of regions corresponding to respective amounts of logical address space of the array. The address mapping table can map translation units (TUs) to physical locations in the array. Each one of the number of regions can include a first table. The first table can include entries corresponding to respective TU logical address of the respective amounts of logical address space, respective pointers, and respective offsets. Each one of the number of regions can include a second table. The second table can include entries corresponding to respective physical address ranges of the array. The entries of the second table can include respective physical address fields and corresponding respective count fields.Type: ApplicationFiled: July 31, 2017Publication date: January 31, 2019Inventor: Jonathan M. Haswell
-
Publication number: 20190034348Abstract: An example apparatus for die addressing can include an array of memory cells and a memory cache. The memory cache can be configured to store at least a portion of an address mapping table. The address mapping table can include entries that map translation units (TUs) to physical locations in the array. The entries can include data that indicate a location within the array that stores a particular TU without including data that indicates which die of the array the TU is stored in.Type: ApplicationFiled: July 31, 2017Publication date: January 31, 2019Inventor: Jonathan M. Haswell
-
Patent number: 8938603Abstract: According to an embodiment of the invention, cache management comprises maintaining a cache comprising a hash table including rows of data items in the cache, wherein each row in the hash table is associated with a hash value representing a logical block address (LBA) of each data item in that row. Searching for a target data item in the cache includes calculating a hash value representing a LBA of the target data item, and using the hash value to index into a counting Bloom filter that indicates that the target data item is either not in the cache, indicating a cache miss, or that the target data item may be in the cache. If a cache miss is not indicated, using the hash value to select a row in the hash table, and indicating a cache miss if the target data item is not found in the selected row.Type: GrantFiled: May 31, 2012Date of Patent: January 20, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jonathan M. Haswell
-
Patent number: 8738575Abstract: Systems and methods for retrieving data from a storage system having a plurality of storage pools are provided. The method comprises processing configurable data retrieval instructions to determine a first storage pool from which target backup data is to be retrieved, in response to a data restore request; and retrieving the target backup data from the first storage pool to satisfy the restore request. The configurable data retrieval instructions are managed by a source external to the storage system with administrative authority to change the configurable data retrieval instructions to optimize data restoration from the storage system.Type: GrantFiled: September 17, 2007Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Anglin, David M. Cannon, Colin S. Dawson, Erick C. Kissel, Howard N. Martin, Jonathan M. Haswell
-
Patent number: 8688662Abstract: A method for improving the performance of a computer system when it is detected that a process wishes to gain access to and update an object while it is locked for commitment to stable storage. The process wishing to gain access to the object is provided a copy of the existing object, with this copy now being considered as the new primary copy of the object. Updates can be made to this new copy without any impact to the commitment to the stable storage and without a delay to the process making the new updates. Any future searches for the object will return references to this new copy, while the original copy is only maintained for the period required to complete it's commitment to stable storage.Type: GrantFiled: September 28, 2004Date of Patent: April 1, 2014Assignee: International Business Machines CorporationInventor: Jonathan M. Haswell