Patents by Inventor Jonathan P. Ebbers
Jonathan P. Ebbers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8513948Abstract: A MEMS component is monitored to determine its status. Sensors are deployed to sense the MEMS component and produce detection signals that are analyzed to determine the MEMS component state. An indicator device alerts a user of the status, particularly if the MEMS component has failed. Additionally, the MEMS component monitoring system may be practiced as a design structure encoded on computer readable storage media as part of a circuit design system.Type: GrantFiled: November 22, 2010Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Jonathan P. Ebbers, Kenneth J. Goodnow, Stephen Gerard Shuma, Peter A. Twombly
-
Patent number: 8407633Abstract: A method configures a plurality of circuit elements for execution of an application in a first configuration. The method monitors the execution of the application on the plurality of circuit elements to produce monitoring information, using a computerized device, and stores the monitoring information in a storage structure. The method selectively communicates the monitoring information to an external element separate from the computerized device. The external element transforms the first configuration into a second configuration based on the monitoring information. The computerized device receives the second configuration from the external element and reconfigures the plurality of elements into the second configuration.Type: GrantFiled: October 26, 2009Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventors: Adam J. Courchesne, Jonathan P. Ebbers, Kenneth J. Goodnow, Suzanne Granato, Eze Kamanu, Kyle E. Schneider, Peter A. Twombly
-
Publication number: 20120126836Abstract: A MEMS component is monitored to determine its status. Sensors are deployed to sense the MEMS component and produce detection signals that are analyzed to determine the MEMS component state. An indicator device alerts a user of the status, particularly if the MEMS component has failed. Additionally, the MEMS component monitoring system may be practiced as a design structure encoded on computer readable storage media as part of a circuit design system.Type: ApplicationFiled: November 22, 2010Publication date: May 24, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jonathan P. Ebbers, Kenneth J. Goodnow, Stephen G. Shuma, Peter A. Twombly
-
Patent number: 7904873Abstract: Disclosed is a system-on-chip (SOC) structure that allows for automated integration of multiple intellectual cores. The SOC structure incorporates a plurality of cells connected to a common bus on a chip. Each cell incorporates a functional core and an automated integration unit (AIU) connected to the functional core. Each AIU communicates integration information for its functional core over the common bus to the AIUs in the other cells. The exchange of information between the AIUs is controlled either by the integration units themselves or by a controller. Based on received integration information, each AIU can automatically make any required configuration adjustments for integration. Furthermore, based on this exchange of information, the functional cores can interact, as necessary, during SOC operation. Also disclosed are an associated method of forming such a SOC structure and a design structure for such an SOC structure.Type: GrantFiled: May 22, 2008Date of Patent: March 8, 2011Assignee: International Business Machines CorporationInventors: Jonathan P. Ebbers, Todd E. Leonard, Kyle E. Schneider, Peter A. Twombly
-
Patent number: 7904872Abstract: Disclosed is a system-on-chip (SOC) structure that allows for automated integration of multiple intellectual cores. The SOC structure incorporates a plurality of cells connected to a common bus on a chip. Each cell incorporates a functional core and an automated integration unit (AIU) connected to the functional core. Each AIU communicates integration information for its functional core over the common bus to the AIUs in the other cells. The exchange of information between the AIUs is controlled either by the integration units themselves or by a controller. Based on received integration information, each AIU can automatically make any required configuration adjustments for integration. Furthermore, based on this exchange of information, the functional cores can interact, as necessary, during SOC operation. Also disclosed are an associated method of forming such a SOC structure and a design structure for such an SOC structure.Type: GrantFiled: May 22, 2008Date of Patent: March 8, 2011Assignee: International Business Machines CorporationInventors: Jonathan P. Ebbers, Todd E. Leonard, Kyle E. Schneider, Peter A. Twombly
-
Patent number: 7831879Abstract: A solution for generating functional coverage bins for testing a device is disclosed. A method includes: receiving information of a failing test generated from a random simulation performed on the device; tracing a first sequence of signal events that happened in the failing test; correlating the signal events to coverage bins to generate a sequence of coverage bins; creating cross coverage event sequence bins based on the sequence of coverage bins; and outputting the created coverage event sequence bins for testing the device.Type: GrantFiled: February 19, 2008Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Bruce J. Ditmyer, Susan Farmer Bueti, Jonathan P. Ebbers, Suzanne Granato, Francis A. Kampf, Barbara L. Powers, Louis Stermole
-
Publication number: 20090291533Abstract: Disclosed is a system-on-chip (SOC) structure that allows for automated integration of multiple intellectual cores. The SOC structure incorporates a plurality of cells connected to a common bus on a chip. Each cell incorporates a functional core and an automated integration unit (AIU) connected to the functional core. Each AIU communicates integration information for its functional core over the common bus to the AIUs in the other cells. The exchange of information between the AIUs is controlled either by the integration units themselves or by a controller. Based on received integration information, each AIU can automatically make any required configuration adjustments for integration. Furthermore, based on this exchange of information, the functional cores can interact, as necessary, during SOC operation. Also disclosed are an associated method of forming such a SOC structure and a design structure for such an SOC structure.Type: ApplicationFiled: May 22, 2008Publication date: November 26, 2009Inventors: Jonathan P. Ebbers, Todd E. Leonard, Kyle E. Schneider, Peter A. Twombly
-
Publication number: 20090292828Abstract: Disclosed is a system-on-chip (SOC) structure that allows for automated integration of multiple intellectual cores. The SOC structure incorporates a plurality of cells connected to a common bus on a chip. Each cell incorporates a functional core and an automated integration unit (AIU) connected to the functional core. Each AIU communicates integration information for its functional core over the common bus to the AIUs in the other cells. The exchange of information between the AIUs is controlled either by the integration units themselves or by a controller. Based on received integration information, each AIU can automatically make any required configuration adjustments for integration. Furthermore, based on this exchange of information, the functional cores can interact, as necessary, during SOC operation. Also disclosed are an associated method of forming such a SOC structure and a design structure for such an SOC structure.Type: ApplicationFiled: May 22, 2008Publication date: November 26, 2009Inventors: Jonathan P Ebbers, Todd E. Leonard, Kyle E. Schneider, Peter A. Twombly
-
Publication number: 20090210746Abstract: A solution for generating functional coverage bins for testing a device is disclosed. A method includes: receiving information of a failing test generated from a random simulation performed on the device; tracing a first sequence of signal events that happened in the failing test; correlating the signal events to coverage bins to generate a sequence of coverage bins; creating cross coverage event sequence bins based on the sequence of coverage bins; and outputting the created coverage event sequence bins for testing the device.Type: ApplicationFiled: February 19, 2008Publication date: August 20, 2009Inventors: Bruce J. Ditmyer, Susan Farmer Bueti, Jonathan P. Ebbers, Suzanne Granato, Francis A. Kampf, Barbara L. Powers, Louis Stermole