Patents by Inventor Jonathan Scott Parry
Jonathan Scott Parry has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11294585Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: GrantFiled: December 21, 2020Date of Patent: April 5, 2022Assignee: Micron Technology, Inc.Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 11269707Abstract: In various embodiments, a technique can be provided to address debug efficiency for failures found on an operational system. The approach can make use of an existing pin on a memory device with added logic to respond to a trigger signal structured different from a signal that is normally sent to the existing pin on the memory device such that the memory device performs a normal or routine function of the memory device in response to the signal. In response to detecting one or more error conditions associated with the memory device, a system that interfaces with the memory device can generate the trigger signal to the memory device. In response to receiving the trigger signal, the memory device can dump an error log of the memory device to a memory component in the memory device. The error log can later be retrieved from the memory component for failure analysis.Type: GrantFiled: August 10, 2020Date of Patent: March 8, 2022Assignee: Micron Technology, Inc.Inventors: Qing Liang, Jonathan Scott Parry
-
Patent number: 11243699Abstract: Systems and methods are disclosed comprising receiving a request for a descriptor of a storage system, sending the descriptor to the host including an indication that a component of the storage device is in a restricted operation mode, wherein the host device utilizes the indication to determine a boot mode of the host device.Type: GrantFiled: May 22, 2019Date of Patent: February 8, 2022Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Jonathan Scott Parry
-
Publication number: 20220027269Abstract: Devices and techniques for logical-to-physical (L2P) map (e.g., table) synchronization in a managed memory device are described herein. For example, plaintext portion of an L2P map may he updated in a managed memory device. In response to updating the plaintext portion of the L2P map, the updated portion can be obfuscated to create an obfuscated version of the updated portion of the L2P map. Both the updated portion and the obfuscated version of the updated portion can be saved in storage of the memory device. When a request from a host for the updated portion of the L2P map is received, the memory device can provide the obfuscated version of the portion from the storage.Type: ApplicationFiled: October 4, 2021Publication date: January 27, 2022Inventors: Jonathan Scott Parry, Nadav Grosz
-
Patent number: 11226894Abstract: Devices and techniques are disclosed herein for allowing host-based maintenance of a flash memory device. In certain examples, memory write information can be encrypted at the memory device and provided to the host for updating and maintaining memory device maintenance statistics.Type: GrantFiled: December 21, 2018Date of Patent: January 18, 2022Assignee: Micron Technology, Inc.Inventors: David Aaron Palmer, Christian M. Gyllenskog, Jonathan Scott Parry, Stephen Hanna
-
Publication number: 20220004337Abstract: Devices and techniques for command prioritization in a command queue of a memory device are described herein. A command can be received at the memory device. An expiration time for the command can be obtained and the command can be placed into the command queue. Entries in the command queue are ordered by expiration times of commands stored therein, such that earlier entries are closer to the head of the command queue. When the memory controller is able to perform a command, the memory controller selects the next command at the head of the command queue to perform.Type: ApplicationFiled: July 6, 2020Publication date: January 6, 2022Inventors: Giuseppe Cariello, Jonathan Scott Parry, Qing Liang
-
Patent number: 11216058Abstract: Systems and methods are disclosed, including, after a first threshold time after entering an idle power mode of a storage system, without receiving a command from a host device over a communication interface, moving host data stored in volatile memory of the storage system to non-volatile memory of the storage system and transitioning a power mode of the storage system from an idle power mode to a deep idle power mode using control circuitry of the storage system, the deep idle power mode having a second power level lower than a first power level of the idle mode and a second exit latency higher than a first latency of the idle mode. The control circuitry can further determine that the storage system is ready to enter a power savings power mode and provide an indication of the determination using a unidirectional power state signal interface separate from the communication interface.Type: GrantFiled: July 15, 2019Date of Patent: January 4, 2022Assignee: Micron Technology, Inc.Inventors: Qing Liang, Jonathan Scott Parry
-
Publication number: 20210365364Abstract: Devices and techniques are disclosed herein for allowing host-based maintenance of a flash memory device. In certain examples, memory write information can be encrypted at the memory device and provided to the host for updating and maintaining memory device maintenance statistics.Type: ApplicationFiled: August 9, 2021Publication date: November 25, 2021Inventors: David Aaron Palmer, Christian M. Gyllenskog, Jonathan Scott Parry, Stephen Hanna
-
Publication number: 20210349658Abstract: Apparatus and methods are provided for operating a non-volatile memory module. In an example, a method can include filling a first plurality of pages of a first non-volatile memory with first data from a first data lane that includes a first volatile memory device, and filling a second plurality of pages of the first non-volatile memory device with second data from a second data lane that includes a second volatile memory device. In certain examples, the first plurality of pages does not include data from the second data lane.Type: ApplicationFiled: March 23, 2021Publication date: November 11, 2021Inventors: George Pax, Jonathan Scott Parry
-
Patent number: 11138108Abstract: Devices and techniques for logical-to-physical (L2P) map (e.g., table) synchronization in a managed memory device are described herein. For example, a plaintext portion of an L2P map may be updated in a managed memory device. In response to updating the plaintext portion of the L2P map, the updated portion can be obfuscated to create an obfuscated version of the updated portion of the L2P map. Both the updated portion and the obfuscated version of the updated portion can be saved in storage of the memory device. When a request from a host for the updated portion of the L2P map is received, the memory device can provide the obfuscated version of the portion from the storage.Type: GrantFiled: August 22, 2019Date of Patent: October 5, 2021Assignee: Micron Technology, Inc.Inventors: Jonathan Scott Parry, Nadav Grosz
-
Publication number: 20210224157Abstract: A variety of applications can include apparatus and/or methods that provide shared parity protection to data in memory devices of a memory system. Parity data of different data streams programmed into different blocks of one or more memory devices can be overlapped and wrapped into slots of a volatile memory arranged as a storage device for the parity data. A parity, map of parity-to-data reflecting the overlapping of the parity data can be maintained in the volatile memory along with the overlapped parity. The parity map can be updated as parity data is generated from further programming of the data streams. The parity contents of the volatile memory, including the parity map, can be transferred to a non-volatile memory in response to a determination of an occurrence of a transfer criterion. The parity contents flushed to the non-volatile memory can be used to allow correct data reconstruction in case of failures in programming.Type: ApplicationFiled: April 5, 2021Publication date: July 22, 2021Inventors: Jonathan Scott Parry, Giuseppe Carielio
-
Publication number: 20210203496Abstract: Disclosed in some examples are methods, systems, memory devices, and machine-readable mediums for providing a secure method of modifying, erasing, or updating security keys for protected regions of a memory device by using a special firmware object (a key-modification firmware) loaded to the memory device that contains instructions to reprogram, modify, and/or erase the keys. To ensure that this key-modification firmware does not become a security risk, the key-modification firmware object may be protected from subsequent usage in a variety of ways.Type: ApplicationFiled: December 29, 2020Publication date: July 1, 2021Inventors: Giuseppe Cariello, Gaspare Giglio, Patrick Miesen, Jonathan Scott Parry
-
Publication number: 20210200619Abstract: In various embodiments, a technique can be provided to address debug efficiency for failures found on an operational system. The approach can make use of an existing pin on a memory device with added logic to respond to a trigger signal structured different from a signal that is normally sent to the existing pin on the memory device such that the memory device performs a normal or routine function of the memory device in response to the signal. In response to detecting one or more error conditions associated with the memory device, a system that interfaces with the memory device can generate the trigger signal to the memory device. In response to receiving the trigger signal, the memory device can dump an error log of the memory device to a memory component in the memory device. The error log can later be retrieved from the memory component for failure analysis.Type: ApplicationFiled: August 10, 2020Publication date: July 1, 2021Inventors: Qing Liang, Jonathan Scott Parry
-
Publication number: 20210200299Abstract: A memory device includes a hardware suspend mechanism configured to place a component of a memory controller into a lower power mode while a memory operation is being completed. A timer is provided to wakeup the CPU out of the lower power mode; and hardware interrupts can be used in determining to either enter or wake from the lower power mode. Memory monitoring circuitry is provided to estimate the duration of memory operations; and timers are provided to wake the component in the absence of hardware interrupts or additional commands.Type: ApplicationFiled: December 29, 2020Publication date: July 1, 2021Inventors: Qing Liang, Jonathan Scott Parry, David Aaron Palmer, Stephen Hanna
-
Publication number: 20210109666Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: ApplicationFiled: December 21, 2020Publication date: April 15, 2021Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 10970170Abstract: A variety of applications can include apparatus and/or methods that provide shared parity protection to data in memory devices of a memory system. Parity data of different data streams programmed into different blocks of one or more memory devices can be overlapped and wrapped into slots of a volatile memory arranged as a storage device for the parity data. A parity map of parity-to-data reflecting the overlapping of the parity data can be maintained in the volatile memory along with the overlapped parity. The parity map can be updated as parity data is generated from further programming of the data streams. The parity contents of the volatile memory, including the parity map, can be transferred to a non-volatile memory in response to a determination of an occurrence of a transfer criterion. The parity contents flushed to the non-volatile memory can be used to allow correct data reconstruction in case of failures in programming.Type: GrantFiled: August 29, 2019Date of Patent: April 6, 2021Assignee: Micron Technology, Inc.Inventors: Jonathan Scott Parry, Giuseppe Cariello
-
Patent number: 10963184Abstract: Techniques for a non-volatile memory module are provided. In an example, an apparatus can include a first memory device comprising a first type of memory media, a second memory device comprising a second type of memory media, and a controller. The controller can transfer data from the first memory device to the second memory device based at least in part on loss of system power to the apparatus while operating on power provided by a backup power source, restore the data from the second memory device to the first memory device based at least in part on the system power to the apparatus being re-established, identity chip failure of the second memory device, the chip failure based at least in part on restoring the data from the second memory device to the first memory device, and operate the apparatus based at least in part on the chip failure identified.Type: GrantFiled: July 22, 2019Date of Patent: March 30, 2021Assignee: Micron Technology, Inc.Inventors: George Pax, Jonathan Scott Parry
-
Publication number: 20210073070Abstract: Apparatus and methods are disclosed, including using a memory controller to monitor at least one parameter related to power level of a host processor of a host device, and dynamically adjusting at least one of a clock frequency and a voltage level of an error-correcting code (ECC) subsystem of the memory controller based on the at least one parameter to control power usage of the host device.Type: ApplicationFiled: November 16, 2020Publication date: March 11, 2021Inventors: Jonathan Scott Parry, Nadav Grosz, David Aaron Palmer, Christian M. Gyllenskog
-
Publication number: 20210064468Abstract: A variety of applications can include apparatus and/or methods that provide shared parity protection to data in memory devices of a memory system. Parity data of different data streams programmed into different blocks of one or more memory devices can be overlapped and wrapped into slots of a volatile memory arranged as a storage device for the parity data. A parity map of parity-to-data reflecting the overlapping of the parity data can be maintained in the volatile memory along with the overlapped parity. The parity map can be updated as parity data is generated from further programming of the data streams. The parity contents of the volatile memory, including the parity map, can be transferred to a non-volatile memory in response to a determination of an occurrence of a transfer criterion. The parity contents flushed to the non-volatile memory can be used to allow correct data reconstruction in case of failures in programming.Type: ApplicationFiled: August 29, 2019Publication date: March 4, 2021Inventors: Jonathan Scott Parry, Giuseppe Cariello
-
Publication number: 20210064548Abstract: Devices and techniques for efficient obfuscated logical-to-physical mapping are described herein. For example, activity corresponding to obfuscated regions of an L2P map for a memory device can be tracked. A record of discontinuity between the obfuscated regions and L2P mappings resulting from the activity can be updated. The obfuscated regions can be ordered based on a level of discontinuity from the record of discontinuity. When an idle period is identified, an obfuscated region from the obfuscated regions is selected and refreshed based on the ordering.Type: ApplicationFiled: August 29, 2019Publication date: March 4, 2021Inventors: Nadav Grosz, Jonathan Scott Parry