Patents by Inventor Jong Cho
Jong Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250261445Abstract: A display panel includes a base layer having a first region and a bent second region. An inorganic layer is disposed on the base layer. A lower groove is formed within the inorganic layer and overlaps the second region. A first thin-film transistor is disposed on the inorganic layer and includes a silicon semiconductor pattern overlapping the first region. A second thin-film transistor is disposed on the inorganic layer and includes an oxide semiconductor pattern overlapping the first region. Insulating layers overlap the first and second regions. An upper groove is formed within the insulating layers. A signal line electrically connects the second thin-film transistor. An organic layer overlaps the first and second regions and is disposed in the lower and upper grooves. A luminescent device is disposed on the organic layer and overlaps the first region.Type: ApplicationFiled: April 28, 2025Publication date: August 14, 2025Inventors: Yoon-jong CHO, Suyeon YUN, Seokje SEONG, Seongjun LEE, Joonhoo CHOI, Semyung KWON, KYUNGHYUN BAEK
-
Patent number: 12295218Abstract: A display panel includes a substrate, a first barrier layer disposed on the substrate, a shielding pattern disposed on the first barrier layer, a second barrier layer covering the shielding pattern and disposed on the first barrier layer, a first active pattern disposed on the second barrier layer and overlapping the shielding pattern in a plan view, a gate electrode disposed on the first active pattern, an emission control line disposed on the first active pattern and adjacent to one side of the gate electrode in a plan view, and an upper compensation control line disposed on the emission control line and adjacent to the other side of the gate electrode in a plan view.Type: GrantFiled: September 27, 2021Date of Patent: May 6, 2025Assignee: Samsung Display Co., Ltd.Inventors: Hyungjun Park, Wonkyu Kwak, Yoon-Jong Cho, Ji-Eun Lee, Jin Jeon, Sungho Kim
-
Publication number: 20250126972Abstract: A display device includes a first electrode on a first conductive layer, a first insulating layer, a second electrode on a second conductive layer on the first insulating layer, a second insulating layer, a transistor active layer on a semiconductor layer on the second insulating layer, a gate insulating layer on the second insulating layer, and on a part of the active layer, a third electrode on a third conductive layer on the gate insulating layer, a third insulating layer on the second insulating layer, and covering the semiconductor layer, the gate insulating layer, and the third conductive layer, and a fourth electrode on the fourth conductive layer on the third insulating layer. The fourth electrode overlaps the first electrode and is directly connected to the first electrode through a first contact hole penetrating the first insulating layer, the second insulating layer, and the third insulating layer.Type: ApplicationFiled: July 1, 2024Publication date: April 17, 2025Applicant: Samsung Display Co., LTD.Inventors: Yoon Jong CHO, Hyun Su KIM
-
Patent number: 12232371Abstract: A display device includes a polycrystalline semiconductor including a channel and electrodes of a driving transistor; a gate electrode of the driving transistor on the channel of the driving transistor; a first storage electrode on the gate electrode of the driving transistor; a light blocking layer of a first transistor and a light blocking layer of a second transistor; an oxide semiconductor including a channel and electrodes of the first transistor, and a channel and electrodes of the second transistor; a gate electrode of the first transistor on the channel of the first transistor; and a gate electrode of the second transistor on the channel of the second transistor. The light blocking layer of the first transistor and the first storage electrode are on a same layer, and the light blocking layer of the second transistor and the gate electrode of the driving transistor are on a same layer.Type: GrantFiled: August 9, 2023Date of Patent: February 18, 2025Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoon-Jong Cho, Seok Je Seong, Seong Jun Lee
-
Publication number: 20250040251Abstract: A display panel includes a base layer including a first area and a second area. At least one inorganic layer disposed on the base layer overlaps the first area and the second area. The at least one inorganic layer comprises a lower opening. A first thin-film transistor is disposed on the at least one inorganic layer. The first thin-film transistor includes a silicon semiconductor pattern. A second thin-film transistor is disposed on the at least one inorganic layer. The second thin-film transistor includes an oxide semiconductor pattern. A plurality of insulation layers overlap the first area and the second area. An upper opening extends from the lower opening. A signal line is electrically connected to the second thin-film transistor. An organic layer is disposed in the lower opening and the upper opening. A light emitting element is disposed on the organic layer.Type: ApplicationFiled: October 11, 2024Publication date: January 30, 2025Inventors: YOON-JONG CHO, SEOKJE SEONG, SEONGJUN LEE, YOONJEE SHIN, SUYEON YUN, WOOHO JEONG, JOONHOO CHOI
-
Patent number: 12136631Abstract: A display panel includes a base layer including a first area and a second area. At least one inorganic layer disposed on the base layer overlaps the first area and the second area. The at least one inorganic layer comprises a lower opening. A first thin-film transistor is disposed on the at least one inorganic layer. The first thin-film transistor includes a silicon semiconductor pattern. A second thin-film transistor is disposed on the at least one inorganic layer. The second thin-film transistor includes an oxide semiconductor pattern. A plurality of insulation layers overlap the first area and the second area. An upper opening extends from the lower opening. A signal line is electrically connected to the second thin-film transistor. An organic layer is disposed in the lower opening and the upper opening. A light emitting element is disposed on the organic layer.Type: GrantFiled: November 20, 2023Date of Patent: November 5, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoon-Jong Cho, Seokje Seong, Seongjun Lee, Yoonjee Shin, Suyeon Yun, Wooho Jeong, Joonhoo Choi
-
Publication number: 20240315101Abstract: A display panel includes two or more gate layers including a plurality of gate patterns extending in a first direction and one or more source-drain layers including a plurality of source-drain patterns extending in a second direction crossing the first direction. The gate patterns of the two or more gate layers are curved or bent along a hole surrounding area corresponding to a periphery of a hole in an active area. The source-drain patterns of the one or more source-drain layers are curved or bent along the hole surrounding area. The gate patterns of at least one of the two or more gate layers overlap the source-drain patterns of at least one of the one or more source-drain layers in a thickness direction of the display panel in the hole surrounding area.Type: ApplicationFiled: May 28, 2024Publication date: September 19, 2024Inventors: Kyunghyun BAEK, Seok Je SEONG, Hyeonsik KIM, Yoonjee SHIN, Jae Hyun LEE, Woo Ho JEONG, Yoon-Jong CHO
-
Patent number: 12022695Abstract: A display panel includes a base layer, a first thin film transistor disposed on the base layer and including a silicon semiconductor pattern, a first control electrode is spaced apart from the silicon semiconductor pattern. A first input electrode is connected to a first side of the silicon semiconductor pattern. A first output electrode is connected to a second side of the silicon semiconductor pattern. The display panel includes a second thin film transistor. An organic light emitting diode includes a first electrode connected to the first thin film transistor, a second electrode, and an emission layer. A first insulating layer includes openings exposing the first side and the second side of the silicon semiconductor pattern, respectively. The first input electrode and the first output electrode are positioned in the openings respectively.Type: GrantFiled: July 5, 2022Date of Patent: June 25, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoonjee Shin, Kyunghyun Baek, Seokje Seong, Wooho Jeong, Yoon-jong Cho
-
Patent number: 11999265Abstract: Disclosed is a regenerative braking power generation system for trailers configured such that a generator is installed in a brake disc space portion of a trailer to self-generate electricity necessary for the trailer, wherein the regenerative braking power generation system includes at least one axle (3) fixed to a chassis (2) of a trailer, a wheel hub (5) and/or a brake disc (6) axially installed at an outer surface of the axle (3) via a plurality of bearings (4) so as to be passively rotated, a space portion (7) concavely formed in one side surface of the brake disc (6), a permanent magnet (8) fixed to an inner circumferential surface of the space portion (7) in tight contact therewith, the permanent magnet being configured to be rotated along with the brake disc (6), and a generator stator (9) fixed to an outer circumferential surface of the axle (3) corresponding to the permanent magnet (8).Type: GrantFiled: March 31, 2022Date of Patent: June 4, 2024Assignee: SANGSIN BRAKE CO., LTD.Inventors: Chang Hee Yoo, Jung Gyu Hwang, Sun Man Gwon, Hyun Jong Cho
-
Patent number: 11997900Abstract: A display panel includes two or more gate layers including a plurality of gate patterns extending in a first direction and one or more source-drain layers including a plurality of source-drain patterns extending in a second direction crossing the first direction. The gate patterns of the two or more gate layers are curved or bent along a hole surrounding area corresponding to a periphery of a hole in an active area. The source-drain patterns of the one or more source-drain layers are curved or bent along the hole surrounding area. The gate patterns of at least one of the two or more gate layers overlap the source-drain patterns of at least one of the one or more source-drain layers in a thickness direction of the display panel in the hole surrounding area.Type: GrantFiled: September 19, 2022Date of Patent: May 28, 2024Assignee: Samsung Display Co., Ltd.Inventors: Kyunghyun Baek, Seok Je Seong, Hyeonsik Kim, Yoonjee Shin, Jae Hyun Lee, Woo Ho Jeong, Yoon-Jong Cho
-
Patent number: 11997895Abstract: A display device includes a substrate, a first lower pattern disposed on the substrate, a second lower pattern disposed in a same layer as the first lower pattern and integrally formed with the first lower pattern, an etch stopper disposed on the second lower pattern, a power voltage line disposed on the first lower pattern, and a transfer pattern disposed on the etch stopper, connected to the power voltage line, and contacting the second lower pattern through a contact hole defined through the etch stopper.Type: GrantFiled: July 21, 2021Date of Patent: May 28, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Changho Yi, Sungho Kim, Seokje Seong, Yoon-Jong Cho, Hyeri Cho
-
Publication number: 20240107840Abstract: A display device includes a first semiconductor layer disposed on a substrate; a first insulating layer disposed on the first semiconductor layer; a scan line disposed on the first insulating layer; a second insulating layer on the scan line; an inverted scan line on the second insulating layer; a third insulating layer disposed on the inverted scan line; a second semiconductor layer disposed on the third insulating layer; a fourth insulating layer disposed on the second semiconductor layer; an initializing voltage line disposed on the fourth insulating layer and overlapping the scan line; a first transistor including a channel disposed in the first semiconductor layer and receiving a gate signal through the scan line; and a second transistor including a channel disposed in the second semiconductor layer and receiving a gate signal through the inverted scan line.Type: ApplicationFiled: December 1, 2023Publication date: March 28, 2024Applicant: Samsung Display Co., LTD.Inventors: Se Wan SON, Moo Soon KO, Kyung Hyun BAEK, Seok Je SEONG, Jae Hyun LEE, Jeong-Soo LEE, Ji Seon LEE, Yoon-Jong CHO
-
Publication number: 20240088167Abstract: A display panel includes a base layer including a first area and a second area. At least one inorganic layer disposed on the base layer overlaps the first area and the second area. The at least one inorganic layer comprises a lower opening. A first thin-film transistor is disposed on the at least one inorganic layer. The first thin-film transistor includes a silicon semiconductor pattern. A second thin-film transistor is disposed on the at least one inorganic layer. The second thin-film transistor includes an oxide semiconductor pattern. A plurality of insulation layers overlap the first area and the second area. An upper opening extends from the lower opening. A signal line is electrically connected to the second thin-film transistor. An organic layer is disposed in the lower opening and the upper opening. A light emitting element is disposed on the organic layer.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Inventors: YOON-JONG CHO, SEOKJE SEONG, SEONGJUN LEE, YOONJEE SHIN, SUYEON YUN, WOOHO JEONG, JOONHOO CHOI
-
Publication number: 20240090279Abstract: A display panel includes a first organic film layer, a first barrier layer disposed on first organic film layer, a shielding pattern disposed on the first barrier layer, a second barrier layer covering the shielding pattern and disposed on first barrier layer, a first active pattern disposed on the second barrier layer and overlapping the shielding pattern in a plan view, a gate electrode disposed on the first active pattern, an emission control line disposed on the first active pattern and adjacent to a first side of the gate electrode in the plan view, an upper compensation control line disposed on the emission control line and adjacent to a second side of gate electrode in the plan view, and a second active pattern disposed on the emission control line.Type: ApplicationFiled: November 16, 2023Publication date: March 14, 2024Inventors: YOON-JONG CHO, TETSUHIRO TANAKA, YOUNG-IN HWANG
-
Patent number: 11871624Abstract: A display device includes a first semiconductor layer disposed on a substrate; a first insulating layer disposed on the first semiconductor layer; a scan line disposed on the first insulating layer; a second insulating layer on the scan line; an inverted scan line on the second insulating layer; a third insulating layer disposed on the inverted scan line; a second semiconductor layer disposed on the third insulating layer; a fourth insulating layer disposed on the second semiconductor layer; an initializing voltage line disposed on the fourth insulating layer and overlapping the scan line; a first transistor including a channel disposed in the first semiconductor layer and receiving a gate signal through the scan line; and a second transistor including a channel disposed in the second semiconductor layer and receiving a gate signal through the inverted scan line.Type: GrantFiled: December 2, 2020Date of Patent: January 9, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Se Wan Son, Moo Soon Ko, Kyung Hyun Baek, Seok Je Seong, Jae Hyun Lee, Jeong-Soo Lee, Ji Seon Lee, Yoon-Jong Cho
-
Patent number: 11856823Abstract: A display panel includes a first organic film layer, a first barrier layer disposed on first organic film layer, a shielding pattern disposed on the first barrier layer, a second barrier layer covering the shielding pattern and disposed on first barrier layer, a first active pattern disposed on the second barrier layer and overlapping the shielding pattern in a plan view, a gate electrode disposed on the first active pattern, an emission control line disposed on the first active pattern and adjacent to a first side of the gate electrode in the plan view, an upper compensation control line disposed on the emission control line and adjacent to a second side of gate electrode in the plan view, and a second active pattern disposed on the emission control line.Type: GrantFiled: March 16, 2021Date of Patent: December 26, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoon-Jong Cho, Tetsuhiro Tanaka, Young-In Hwang
-
Publication number: 20230389371Abstract: A display device includes a polycrystalline semiconductor including a channel and electrodes of a driving transistor; a gate electrode of the driving transistor on the channel of the driving transistor; a first storage electrode on the gate electrode of the driving transistor; a light blocking layer of a first transistor and a light blocking layer of a second transistor; an oxide semiconductor including a channel and electrodes of the first transistor, and a channel and electrodes of the second transistor; a gate electrode of the first transistor on the channel of the first transistor; and a gate electrode of the second transistor on the channel of the second transistor. The light blocking layer of the first transistor and the first storage electrode are on a same layer, and the light blocking layer of the second transistor and the gate electrode of the driving transistor are on a same layer.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Applicant: Samsung Display Co., LTD.Inventors: Yoon-Jong CHO, Seok Je SEONG, Seong Jun LEE
-
Patent number: 11824065Abstract: A display panel includes a base layer including a first area and a second area. At least one inorganic layer disposed on the base layer overlaps the first area and the second area. The at least one inorganic layer comprises a lower opening. A first thin-film transistor is disposed on the at least one inorganic layer. The first thin-film transistor includes a silicon semiconductor pattern. A second thin-film transistor is disposed on the at least one inorganic layer. The second thin-film transistor includes an oxide semiconductor pattern. A plurality of insulation layers overlap the first area and the second area. An upper opening extends from the lower opening. A signal line is electrically connected to the second thin-film transistor. An organic layer is disposed in the lower opening and the upper opening. A light emitting element is disposed on the organic layer.Type: GrantFiled: September 7, 2021Date of Patent: November 21, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoon-Jong Cho, Seokje Seong, Seongjun Lee, Yoonjee Shin, Suyeon Yun, Wooho Jeong, Joonhoo Choi
-
Patent number: 11824135Abstract: Discussed is a solar cell including a single crystalline silicon substrate, a polycrystalline silicon layer on a back surface and side surfaces of the single crystalline silicon substrate, a diffusion region on a front surface of the single crystalline silicon substrate, a front passivation layer on the diffusion region, a back passivation layer on the polycrystalline silicon layer, a first electrode connected to the diffusion region through the front passivation layer, and a second electrode connected to the polycrystalline silicon layer through the back passivation layer, wherein the side surfaces of the single crystalline silicon substrate includes a first portion without the polycrystalline silicon layer and a second portion with the polycrystalline silicon layer.Type: GrantFiled: December 28, 2021Date of Patent: November 21, 2023Assignee: SHANGRAO JINKO SOLAR TECHNOLOGY DEVELOPMENT CO., LTDInventors: Won Jae Chang, Young Gu Do, Sung Jin Kim, Ju Hwa Cheong, Jun Yong Ahn, Hae Jong Cho, Ji Soo Ko
-
Patent number: 11790833Abstract: A display device includes: a pixel unit including pixels connected to first scan lines, second scan lines, and data lines; a scan driver for supplying a first scan signal to the pixels through the first scan lines at a first frequency and supplying a second scan signal to the pixels through the second scan lines at a second frequency different from the first frequency in a first mode; a first signal supply for supplying an inspection signal to the pixels through at least one of the data lines in response to the first scan signal in a first period of the first mode; and a second signal for supply supplying a bias signal to the pixels through the data lines in response to the first scan signal in a second period of the first mode.Type: GrantFiled: November 8, 2021Date of Patent: October 17, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jin Sung An, Seok Je Seong, Seong Jun Lee, Jae Hyun Lee, Yoon Jong Cho