Patents by Inventor Jong-hyun Seok
Jong-hyun Seok has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230269876Abstract: A semiconductor chip module includes a PCB including first and second faces; a buffer on the first face; a first chip on the first face, and including a first connection terminal and a second connection terminal, a first signal being provided to the first connection terminal, and a second signal being provided to the second connection terminal; a second chip on the second face, and including a third connection terminal to which the first signal is provided, and a fourth connection terminal to which the second signal is provided. The first connection terminal and the third connection terminal may receive the first signal from the buffer at the same time. The first connection terminal may be closer to the buffer as compared with the second connection terminal. The third connection terminal may be closer to the buffer as compared with the fourth connection terminal.Type: ApplicationFiled: April 28, 2023Publication date: August 24, 2023Inventors: Jong-Hyun Seok, Gyu Chae Lee, Jeong Hyeon Cho
-
Patent number: 11678437Abstract: A semiconductor chip module includes a PCB including first and second faces; a buffer on the first face; a first chip on the first face, and including a first connection terminal and a second connection terminal, a first signal being provided to the first connection terminal, and a second signal being provided to the second connection terminal; a second chip on the second face, and including a third connection terminal to which the first signal is provided, and a fourth connection terminal to which the second signal is provided. The first connection terminal and the third connection terminal receive the first signal from the buffer at the same time. The first connection terminal be is closer to the buffer as compared with the second connection terminal. The third connection terminal is closer to the buffer as compared with the fourth connection terminal.Type: GrantFiled: March 24, 2021Date of Patent: June 13, 2023Inventors: Jong-Hyun Seok, Gyu Chae Lee, Jeong Hyeon Cho
-
Publication number: 20230065980Abstract: A printed circuit board includes a first electrically conductive reference plane configured to distribute a first reference voltage applied thereto across a surface area of the first reference plane, and a second electrically conductive reference plane extending parallel to the first reference plane, and configured to distribute a second reference voltage applied thereto across a surface area of the second reference plane. A first layer is provided, which extends between the first reference plane and the second reference plane, and includes one or more first signal lines extending adjacent the first reference plane. The first layer is divided into: (i) a first region in which the one or more first signal lines are disposed, (ii) a second region containing an additional plane that is configured to receive a third voltage and has smaller surface area relative to the surface areas of the first and second reference planes, and (iii) a third region containing a dielectric layer.Type: ApplicationFiled: May 11, 2022Publication date: March 2, 2023Inventors: Jong-Hyun Seok, Yong-Jin Kim, Kyeongseon Park, Hwanwook Park
-
Publication number: 20220046797Abstract: A semiconductor chip module includes a PCB including first and second faces; a buffer on the first face; a first chip on the first face, and including a first connection terminal and a second connection terminal, a first signal being provided to the first connection terminal, and a second signal being provided to the second connection terminal; a second chip on the second face, and including a third connection terminal to which the first signal is provided, and a fourth connection terminal to which the second signal is provided. The first connection terminal and the third connection terminal may receive the first signal from the buffer at the same time. The first connection terminal may be closer to the buffer as compared with the second connection terminal. The third connection terminal may be closer to the buffer as compared with the fourth connection terminal.Type: ApplicationFiled: March 24, 2021Publication date: February 10, 2022Inventors: Jong-Hyun SEOK, Gyu Chae LEE, Jeong Hyeon CHO
-
Patent number: 9793034Abstract: A semiconductor module includes a printed circuit board including an integrated circuit chip, connecting terminals at an edge of the printed circuit board, and signal lines respectively connecting electrical connection pads of the integrated circuit chip to the connecting terminals. The connecting terminals are plated using via-holes of the printed circuit board respectively connected to the signal lines.Type: GrantFiled: February 19, 2015Date of Patent: October 17, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jong-hyun Seok
-
Patent number: 9786354Abstract: A memory module that includes: a printed circuit board having a connecting terminal; memory chips arranged on the printed circuit board; data buffers disposed on a first surface of the printed circuit board and corresponding to the memory chips; and resistance units disposed on a second surface of the printed circuit board and corresponding to the data buffers.Type: GrantFiled: September 19, 2016Date of Patent: October 10, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-Hyun Seok, Do-Hyung Kim, Won-Hyung Song, Young-Ho Lee
-
Memory module, memory system including the same, and data storage system including the memory module
Patent number: 9754658Abstract: A memory module includes a first printed circuit board (PCB) which includes a first surface, a second surface, first taps formed on the first surface, and second taps formed on the second surface, a first buffer attached to the first PCB, and first memory devices attached to the first PCB, in which the first buffer is configured to transmit signals input through the first taps and the second taps to the first memory devices, and signals re-driven by the first buffer among the signals are transmitted to a second module through the second taps.Type: GrantFiled: January 19, 2016Date of Patent: September 5, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Do Hyung Kim, In Young Park, Dong Yoon Seo, Jong Hyun Seok, Young Ho Lee, Dong Min Jang -
Publication number: 20170004871Abstract: A memory module that includes: a printed circuit board having a connecting terminal; memory chips arranged on the printed circuit board; data buffers disposed on a first surface of the printed circuit board and corresponding to the memory chips; and resistance units disposed on a second surface of the printed circuit board and corresponding to the data buffers.Type: ApplicationFiled: September 19, 2016Publication date: January 5, 2017Inventors: JONG-HYUN SEOK, DO-HYUNG KIM, WON-HYUNG SONG, YONG-HO LEE
-
Patent number: 9449650Abstract: A memory module that includes: a printed circuit board having a connecting terminal; memory chips arranged on the printed circuit board; data buffers disposed on a first surface of the printed circuit board and corresponding to the memory chips; and resistance units disposed on a second surface of the printed circuit board and corresponding to the data buffers.Type: GrantFiled: June 27, 2014Date of Patent: September 20, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyun Seok, Do-hyung Kim, Won-hyung Song, Young-ho Lee
-
MEMORY MODULE, MEMORY SYSTEM INCLUDING THE SAME, AND DATA STORAGE SYSTEM INCLUDING THE MEMORY MODULE
Publication number: 20160247552Abstract: A memory module includes a first printed circuit board (PCB) which includes a first surface, a second surface, first taps formed on the first surface, and second taps formed on the second surface, a first buffer attached to the first PCB, and first memory devices attached to the first PCB, in which the first buffer is configured to transmit signals input through the first taps and the second taps to the first memory devices, and signals re-driven by the first buffer among the signals are transmitted to a second module through the second taps.Type: ApplicationFiled: January 19, 2016Publication date: August 25, 2016Inventors: Do Hyung KIM, In Young PARK, Dong Yoon SEO, Jong Hyun SEOK, Young Ho LEE, Dong Min JANG -
Patent number: 9406369Abstract: A memory module includes a printed circuit board; first memory chips disposed in parallel with a long axis of the printed circuit board along a first column; second memory chips disposed in parallel with the long axis of the printed circuit board along a second column; and passive elements disposed between the first memory chips and the second memory chips, wherein the passive elements are connected between input/output pins of each of the first and second memory chips and tap pins.Type: GrantFiled: July 8, 2014Date of Patent: August 2, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hyun Seok, Dohyung Kim, Kwangseop Kim, Young-Ho Lee
-
Publication number: 20150373848Abstract: A semiconductor module includes a printed circuit board including an integrated circuit chip, connecting terminals at an edge of the printed circuit board, and signal lines respectively connecting electrical connection pads of the integrated circuit chip to the connecting terminals. The connecting terminals are plated using via-holes of the printed circuit board respectively connected to the signal lines.Type: ApplicationFiled: February 19, 2015Publication date: December 24, 2015Inventor: Jong-hyun SEOK
-
Publication number: 20150349440Abstract: A semiconductor module socket includes an internal body including a slot therein, a lower end portion of a semiconductor module being inserted in the slot, and the semiconductor module including a printed circuit board with a semiconductor device thereon, an external body coupled to an outside of the internal body, and a plurality of socket pins on opposite surfaces of the slot, the plurality of socket pins facing each other, and top portions of the plurality of socket pins being arranged at different levels.Type: ApplicationFiled: March 24, 2015Publication date: December 3, 2015Inventors: Jong-hyun SEOK, Dong-min JANG
-
Publication number: 20150078055Abstract: A memory module includes a printed circuit board; first memory chips disposed in parallel with a long axis of the printed circuit board along a first column; second memory chips disposed in parallel with the long axis of the printed circuit board along a second column; and passive elements disposed between the first memory chips and the second memory chips, wherein the passive elements are connected between input/output pins of each of the first and second memory chips and tap pins.Type: ApplicationFiled: July 8, 2014Publication date: March 19, 2015Inventors: Jong-Hyun SEOK, Dohyung KIM, Kwangseop KIM, Young-Ho LEE
-
Patent number: 8951048Abstract: A printed circuit board (PCB) includes a substrate body including a circuit wiring layer; tap terminals provided at a surface of the substrate body and in a peripheral region of the substrate body and electrically connected to the circuit wiring layer; and plating wires corresponding to respective tap terminals, each plating wire extending from an end portion of its respective tap terminal toward an edge of the substrate body and having a line width smaller than a line width of the tap terminal. For at least a first tap terminal, the tap terminal shares an edge with an edge of its respective plating wire. A second tap terminal adjacent the first tap terminal is positioned outside a circle having a radius that equals a length of the plating wire and having a center at a point along the shared edge where the plating wire and first tap terminal connect.Type: GrantFiled: January 16, 2013Date of Patent: February 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hyun Seok, Kyoung-Sun Kim
-
Publication number: 20150016047Abstract: A memory module that includes: a printed circuit board having a connecting terminal; memory chips arranged on the printed circuit board; data buffers disposed on a first surface of the printed circuit board and corresponding to the memory chips; and resistance units disposed on a second surface of the printed circuit board and corresponding to the data buffers.Type: ApplicationFiled: June 27, 2014Publication date: January 15, 2015Inventors: Jong-hyun Seok, Do-hyung Kim, Won-hyung Song, Young-ho Lee
-
Publication number: 20130313714Abstract: A semiconductor includes a first signal line commonly connected to a plurality of semiconductor devices and a second signal line commonly connected to one or more of the plurality of semiconductor devices. The first signal line has a first impedance per unit length, the second signal line has a second impedance per unit length, the second impedance per unit length is greater than the first impedance per unit length, and the first signal line has a longer routing length than the first signal line. Widths of the signal lines may be set to reduce a difference in the impedances.Type: ApplicationFiled: March 15, 2013Publication date: November 28, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong Hyun SEOK, Do Hyung KIM, Kwang Seop KIM
-
Patent number: 8520422Abstract: A memory module and a layout method of the memory module. The memory module includes memory devices connected to corresponding tabs through corresponding damping resistors formed on a printed circuit board and includes a first signal line group in a first region between the memory devices and the damping resistors and a second signal line group in a second region between the corresponding damping resistors and the connecting terminals.Type: GrantFiled: May 6, 2010Date of Patent: August 27, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-hyun Seok, Dohyung Kim, Jonghoon Kim
-
Publication number: 20110096583Abstract: A memory module and a layout method of the memory module. The memory module includes memory devices connected to corresponding tabs through corresponding damping resistors formed on a printed circuit board and includes a first signal line group in a first region between the memory devices and the damping resistors and a second signal line group in a second region between the corresponding damping resistors and the connecting terminals.Type: ApplicationFiled: May 6, 2010Publication date: April 28, 2011Inventors: Jong-hyun Seok, Dohyung Kim, Jonghoon Kim