Patents by Inventor Jong-Min Cho
Jong-Min Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12260915Abstract: A non-volatile memory device includes a first fuse cell array and a second fuse cell array, spaced from each other; a first ground ring region and a second ground ring region disposed to surround the first fuse cell array and the second fuse cell array, respectively; a third ground ring region configured to connect the first ground ring region and the second ground ring region; a power ring region disposed to surround the first ground ring region and the second ground ring region; and an address decoder, disposed between the first fuse cell array and the second fuse cell array, configured to supply a word line signal to each of the first fuse cell array and the second fuse cell array. The ground ring regions supply a ground voltage to each of the first fuse cell array and the second fuse cell array.Type: GrantFiled: March 14, 2022Date of Patent: March 25, 2025Assignee: SK keyfoundry Inc.Inventors: Seong Jun Park, Jong Min Cho, Sung Bum Park, Kee Sik Ahn
-
Publication number: 20240046992Abstract: An eFuse cell is provided. The eFuse cell may include a first PMOS transistor and a first NMOS transistor configured to receive a programmed state selection (BLOWB) signal, a second PMOS transistor and a second NMOS transistor configured to receive a write word line bar (WWLB) for a program operation, a first read NMOS transistor and a second read NMOS transistor configured to receive a read word line (RWL) for a read operation, a program transistor configured to control a program current to flow for a fusing operation, and an eFuse connected between the first read NMOS transistor and the second read NMOS transistor.Type: ApplicationFiled: October 6, 2023Publication date: February 8, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Seong Jun PARK, Jong Min CHO, Sung Bum PARK, Kee Sik AHN
-
Patent number: 11854622Abstract: An eFuse cell is provided. The eFuse cell may include a first PMOS transistor and a first NMOS transistor configured to receive a programmed state selection (BLOWB) signal, a second PMOS transistor and a second NMOS transistor configured to receive a write word line bar (WWLB) for a program operation, a first read NMOS transistor and a second read NMOS transistor configured to receive a read word line (RWL) for a read operation, a program transistor configured to control a program current to flow for a fusing operation, and an eFuse connected between the first read NMOS transistor and the second read NMOS transistor.Type: GrantFiled: November 30, 2021Date of Patent: December 26, 2023Assignee: KEY FOUNDRY CO., LTD.Inventors: Seong Jun Park, Jong Min Cho, Sung Bum Park, Kee Sik Ahn
-
Publication number: 20230107619Abstract: A non-volatile memory device includes a first fuse cell array and a second fuse cell array, spaced from each other; a first ground ring region and a second ground ring region disposed to surround the first fuse cell array and the second fuse cell array, respectively; a third ground ring region configured to connect the first ground ring region and the second ground ring region; a power ring region disposed to surround the first ground ring region and the second ground ring region; and an address decoder, disposed between the first fuse cell array and the second fuse cell array, configured to supply a word line signal to each of the first fuse cell array and the second fuse cell array. The ground ring regions supply a ground voltage to each of the first fuse cell array and the second fuse cell array.Type: ApplicationFiled: March 14, 2022Publication date: April 6, 2023Applicant: KEY FOUNDRY CO., LTD.Inventors: Seong Jun PARK, Jong Min CHO, Sung Bum PARK, Kee Sik AHN
-
Publication number: 20230048824Abstract: An eFuse cell is provided. The eFuse cell may include a first PMOS transistor and a first NMOS transistor configured to receive a programmed state selection (BLOWB) signal, a second PMOS transistor and a second NMOS transistor configured to receive a write word line bar (WWLB) for a program operation, a first read NMOS transistor and a second read NMOS transistor configured to receive a read word line (RWL) for a read operation, a program transistor configured to control a program current to flow for a fusing operation, and an eFuse connected between the first read NMOS transistor and the second read NMOS transistor.Type: ApplicationFiled: November 30, 2021Publication date: February 16, 2023Applicant: KEY FOUNDRY CO., LTD.Inventors: Seong Jun PARK, Jong Min CHO, Sung Bum PARK, Kee Sik AHN
-
Patent number: 11538541Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: GrantFiled: March 14, 2022Date of Patent: December 27, 2022Assignee: KEY FOUNDRY CO., LTD.Inventors: Jong Min Cho, Sung Bum Park, Kee Sik Ahn, Seong Jun Park
-
Publication number: 20220199177Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: ApplicationFiled: March 14, 2022Publication date: June 23, 2022Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Min CHO, Sung Bum PARK, Kee Sik AHN, Seong Jun PARK
-
Patent number: 11328783Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: GrantFiled: April 22, 2021Date of Patent: May 10, 2022Assignee: KEY FOUNDRY CO., LTD.Inventors: Jong Min Cho, Sung Bum Park, Kee Sik Ahn, Seong Jun Park
-
Patent number: 11145379Abstract: An eFuse cell array includes a first unit cell and a second unit cell, each including a PN diode, a cell read transistor, and a fuse element. A first placement order of the PN diode, the cell read transistor, and the fuse element in the first unit cell is reversed with respect to a second placement order of the PN diode, the cell read transistor, and the fuse element in the second unit cell.Type: GrantFiled: August 14, 2020Date of Patent: October 12, 2021Assignee: Key Foundry Co., Ltd.Inventors: Jong Min Cho, Sung Bum Park, Kee Sik Ahn, Seong Jun Park
-
Publication number: 20210241841Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: ApplicationFiled: April 22, 2021Publication date: August 5, 2021Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Min CHO, Sung Bum PARK, Kee Sik AHN, Seong Jun PARK
-
Patent number: 11024398Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: GrantFiled: April 15, 2020Date of Patent: June 1, 2021Assignee: KEY FOUNDRY CO., LTD.Inventors: Jong Min Cho, Sung Bum Park, Kee Sik Ahn, Seong Jun Park
-
Publication number: 20210125678Abstract: An eFuse cell array includes a first unit cell and a second unit cell, each including a PN diode, a cell read transistor, and a fuse element. A first placement order of the PN diode, the cell read transistor, and the fuse element in the first unit cell is reversed with respect to a second placement order of the PN diode, the cell read transistor, and the fuse element in the second unit cell.Type: ApplicationFiled: August 14, 2020Publication date: April 29, 2021Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Min CHO, Sung Bum PARK, Kee Sik AHN, Seong Jun PARK
-
Publication number: 20210125677Abstract: A semiconductor device includes a first word line configured to perform a writing operation or a programing operation, a second word line configured to perform a read operation, a first switching device including a first gate electrode and a first node, a second switching device comprising a second gate electrode and a second node, an electrical fuse (e-fuse) disposed between the first node and the second node, and a diode coupled to the first node and the first word line, wherein the first gate electrode and the second gate electrode are coupled to the second word line.Type: ApplicationFiled: April 15, 2020Publication date: April 29, 2021Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Min CHO, Sung Bum PARK, Kee Sik AHN, Seong Jun PARK
-
Patent number: 6252746Abstract: Disclosed is an actuator of a hard disk drive. The actuator comprises a bobbin having an outside bobbin part made of plastic, an inside bobbin part of a lower height than the outside bobbin part, and a coil intervened between the outside bobbin part and the inside bobbin part by insert molding; a rib portion having a predetermined width and formed along a boundary region between the inside bobbin part and the coil such that it has the same height as the outside bobbin part; and a plurality of connecting portions having a selected width and each being branched from a center portion of the inside bobbin part and linked to a desired position on the rib portion such that it has the same height as the rib portion.Type: GrantFiled: August 11, 1999Date of Patent: June 26, 2001Assignee: SamSung Electronics Co., Ltd.Inventor: Jong-Min Cho