Patents by Inventor Jong-Shin Shin
Jong-Shin Shin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11012077Abstract: An integrated circuit includes: a phase-shifted data signal generation circuit configured to generate a plurality of phase-shifted data signals from an input data signal based on at least one phase-shifted clock signal; a synchronization circuit configured to generate a plurality of synchronization data signals by applying the at least one phase-shifted clock signal to the plurality of phase-shifted data signals provided by the phase-shifted data signal generation circuit; and a control signal generation circuit configured to perform logic operations on the plurality of synchronization data signals to generate a phase control signal for controlling a phase of the at least one phase-shifted clock signal, and generate a frequency control signal for controlling a frequency of the at least one phase-shifted clock signal.Type: GrantFiled: July 31, 2019Date of Patent: May 18, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-kyun Shin, Myoung-bo Kwak, Jong-shin Shin, Jung-myung Choi, Jin-wook Burm, Chang-zhi Yu, Dae-wung Lee
-
Publication number: 20200119739Abstract: An integrated circuit includes: a phase-shifted data signal generation circuit configured to generate a plurality of phase-shifted data signals from an input data signal based on at least one phase-shifted clock signal; a synchronization circuit configured to generate a plurality of synchronization data signals by applying the at least one phase-shifted clock signal to the plurality of phase-shifted data signals provided by the phase-shifted data signal generation circuit; and a control signal generation circuit configured to perform logic operations on the plurality of synchronization data signals to generate a phase control signal for controlling a phase of the at least one phase-shifted clock signal, and generate a frequency control signal for controlling a frequency of the at least one phase-shifted clock signal.Type: ApplicationFiled: July 31, 2019Publication date: April 16, 2020Applicants: Samsung Electronics Co., Ltd., SOGANG UNIVERSITY RESEARCH FOUNDATIONInventors: Seong-kyun SHIN, Myoung-bo KWAK, Jong-shin SHIN, Jung-myung CHOI, Jin-wook BURM, Chang-zhi YU, Dae-wung LEE
-
Patent number: 10439486Abstract: A semiconductor device includes a data driving circuit configured to receive input data, receive a first power supply voltage through a first node, and to generate output data by driving the input data, and a ripple compensator connected to the first node and configured to receive the input data in parallel with the data driving circuit, to generate a compensation current corresponding to a pattern of the input data, and to provide the compensation current to the first node to reduce a ripple of the first power supply voltage.Type: GrantFiled: February 8, 2018Date of Patent: October 8, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Jun Kim, Jong-Shin Shin
-
Publication number: 20190036443Abstract: A semiconductor device includes a data driving circuit configured to receive input data, receive a first power supply voltage through a first node, and to generate output data by driving the input data, and a ripple compensator connected to the first node and configured to receive the input data in parallel with the data driving circuit, to generate a compensation current corresponding to a pattern of the input data, and to provide the compensation current to the first node to reduce a ripple of the first power supply voltage.Type: ApplicationFiled: February 8, 2018Publication date: January 31, 2019Inventors: SUNG-JUN KIM, JONG-SHIN SHIN
-
Patent number: 10128822Abstract: An integrated circuit includes a differential signal driver that receives a first signal from a first input terminal, receives a second signal, which is a differential signal of the first signal, from a second input terminal, outputs a first output signal corresponding to the first signal to a first output terminal, and outputs a second output signal corresponding to the second signal to a second output terminal.Type: GrantFiled: January 13, 2017Date of Patent: November 13, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Han Bae, Jae Hyun Park, Jong Shin Shin, Jin Ho Han
-
Patent number: 10009166Abstract: A hybrid clock data recovery circuit includes a linear phase detector configured to generate a recovered data signal by sampling an input data signal in response to a clock signal, and to generate up and down signals having a pulse width difference that is linearly proportional to a phase difference between the input data signal and the clock signal. An arbiter is configured to generate a bang-bang up signal representing that a phase of the input data signal leads a phase of the clock signal and a bang-bang down signal representing that the phase of the clock signal leads the phase of the input data signal based on the up and down signals. A digital loop filter is configured to generate a digital control code based on the bang-bang up and down signals. A digitally controlled oscillator is configured to generate an oscillating frequency of the clock signal in response to the digital control code, and to adjust the oscillating frequency of the clock signal in response to the up and down signals.Type: GrantFiled: May 23, 2017Date of Patent: June 26, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kwang-Chun Choi, Jong-Shin Shin, Sung-Jun Kim, Hye-Yeon Yang, Byung-Hyun Lim, Woo-Chul Jung
-
Publication number: 20180159517Abstract: An integrated circuit includes a differential signal driver that receives a first signal from a first input terminal, receives a second signal, which is a differential signal of the first signal, from a second input terminal, outputs a first output signal corresponding to the first signal to a first output terminal, and outputs a second output signal corresponding to the second signal to a second output terminal.Type: ApplicationFiled: January 13, 2017Publication date: June 7, 2018Inventors: Jun Han BAE, Jae Hyun PARK, Jong Shin SHIN, Jin Ho HAN
-
Publication number: 20180152283Abstract: A hybrid clock data recovery circuit includes a linear phase detector configured to generate a recovered data signal by sampling an input data signal in response to a clock signal, and to generate up and down signals having a pulse width difference that is linearly proportional to a phase difference between the input data signal and the clock signal. An arbiter is configured to generate a bang-bang up signal representing that a phase of the input data signal leads a phase of the clock signal and a bang-bang down signal representing that the phase of the clock signal leads the phase of the input data signal based on the up and down signals. A digital loop filter is configured to generate a digital control code based on the bang-bang up and down signals. A digitally controlled oscillator is configured to generate an oscillating frequency of the clock signal in response to the digital control code, and to adjust the oscillating frequency of the clock signal in response to the up and down signals.Type: ApplicationFiled: May 23, 2017Publication date: May 31, 2018Inventors: Kwang-Chun Choi, Jong-Shin Shin, Sung-Jun Kim, Hye-Yeon Yang, Byung-Hyun Lim, Woo-Chul Jung
-
Patent number: 9537496Abstract: Provided is a method for driving a SERDES circuit, which may reduce waste of a space of the SERDES circuit. The circuit driving method includes generating a common clock signal from a common phase locked loop (PLL) supplying a clock signal to a serializer/deserializer (SERDES) circuit, distributing the common clock signal to an eye opening monitor and a data transmission lane in the SERDES circuit, and driving the eye opening monitor and the data transmission lane using the common clock signal.Type: GrantFiled: May 14, 2015Date of Patent: January 3, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Hwang-Ho Choi, Jong-Shin Shin, Seung-Hee Yang, Chang-Kyung Seong
-
Patent number: 9436213Abstract: Provided is a clock data recovery circuit including a phase-frequency detector configured to detect a frequency and phase of a reference clock signal and control a frequency and phase of an internal clock signal based on the detected frequency, a frequency detector configured to detect a frequency of a data signal and, based on the detected frequency of the data signal, adjust the frequency of the internal clock signal; and a phase detector configured to detect a phase of the data signal based on the detected frequency of the data signal and adjust the phase of the internal clock signal. Accordingly, a timing controller that includes the clock data recovery circuit is capable of establishing data communication at high speeds when the system is powered on/off to reduce power consumption. Also, the timing controller does not need to include an additional external clock generation device, and is capable of achieving frequency synchronization using a non-precision clock signal generated in the timing controller.Type: GrantFiled: March 19, 2014Date of Patent: September 6, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Du-Ho Kim, Jong-Shin Shin
-
Patent number: 9350395Abstract: A transmitting circuit includes a positive differential node, a negative differential node, a voltage mode driver, and a current mode driver. The voltage mode driver generates a first positive differential signal and a first negative differential signal. The voltage mode driver provides the first positive differential signal to the positive differential node and provides the first negative differential signal to the negative differential node. The current mode driver generates a second positive differential signal and a second negative differential signal. The current mode driver provides the second positive differential signal to the positive differential node and provides the second negative differential signal to the negative differential node. A differential signal voltage swing width between the positive differential node and the negative differential node is based at least on the operational state of the current mode driver and/or the voltage mode driver.Type: GrantFiled: December 4, 2014Date of Patent: May 24, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Aram Martirosyan, Jong-Shin Shin
-
Patent number: 9172328Abstract: A voltage controlled oscillator (VCO) includes an oscillation frequency signal generation circuit and a transconductance control circuit. The oscillation frequency signal generation circuit has a first transconductance and generates a first oscillation frequency signal and a second oscillation frequency signal based on a voltage control signal and a power supply voltage. The first and second oscillation frequency signals are a pair of differential signals. The oscillation frequency signal generation circuit is configured to output the first oscillation frequency signal from a first output node. The oscillation frequency signal generation circuit is configured to output the second oscillation frequency signal from a second output node. The transconductance control circuit is connected to the first and second output nodes and has a second transconductance. The transconductance control circuit is configured to adjust the second transconductance based on a digital control signal.Type: GrantFiled: October 2, 2014Date of Patent: October 27, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Hun Lee, Jong-Shin Shin
-
Publication number: 20150222301Abstract: A transmitting circuit includes a positive differential node, a negative differential node, a voltage mode driver, and a current mode driver. The voltage mode driver generates a first positive differential signal and a first negative differential signal. The voltage mode driver provides the first positive differential signal to the positive differential node and provides the first negative differential signal to the negative differential node. The current mode driver generates a second positive differential signal and a second negative differential signal. The current mode driver provides the second positive differential signal to the positive differential node and provides the second negative differential signal to the negative differential node. A differential signal voltage swing width between the positive differential node and the negative differential node is based at least on the operational state of the current mode driver and/or the voltage mode driver.Type: ApplicationFiled: December 4, 2014Publication date: August 6, 2015Inventors: Aram MARTIROSYAN, Jong-Shin SHIN
-
Patent number: 9094023Abstract: A fractional-N phase locked loop is provided. The fractional-N phase locked loop includes a phase adjusting circuit detecting a phase difference between a reference clock signal and a feedback clock signal and outputting a plurality of phase clock signals in response to the detected phase difference, a phase selector selecting and outputting one of the plurality of phase clock signals output from the phase adjusting circuit in response to a phase selection signal, a control circuit generating the phase selection signal by using a sigma-delta modulator operation clock signal, which is generated by dividing the selected phase clock signal by each of N or more different integers (N is an integer more than or equal to 2), and a first divider generating the feedback clock signal by dividing the selected phase clock signal by an integer.Type: GrantFiled: September 9, 2011Date of Patent: July 28, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jong Shin Shin
-
Publication number: 20150180414Abstract: A voltage controlled oscillator (VCO) includes an oscillation frequency signal generation circuit and a transconductance control circuit. The oscillation frequency signal generation circuit has a first transconductance and generates a first oscillation frequency signal and a second oscillation frequency signal based on a voltage control signal and a power supply voltage. The first and second oscillation frequency signals are a pair of differential signals. The oscillation frequency signal generation circuit is configured to output the first oscillation frequency signal from a first output node. The oscillation frequency signal generation circuit is configured to output the second oscillation frequency signal from a second output node. The transconductance control circuit is connected to the first and second output nodes and has a second transconductance. The transconductance control circuit is configured to adjust the second transconductance based on a digital control signal.Type: ApplicationFiled: October 2, 2014Publication date: June 25, 2015Inventors: Sang-Hun LEE, Jong-Shin SHIN
-
Patent number: 9042503Abstract: In a data recovery circuit, a sampling circuit is configured to sample data using a plurality of sampling clock signals having different phases relative to one another and to output a plurality of sampled data. A recovery data generation circuit is configured to perform a logic operation on the plurality of sampled data and to generate a plurality of intermediate recovery data according to a result of the logic operation. A recovery circuit is configured to check the plurality of intermediate recovery data for existence of an error and to output intermediate recovery data that is error-free, among the plurality of intermediate recovery data, as recovery data.Type: GrantFiled: December 18, 2012Date of Patent: May 26, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jong Shin Shin
-
Patent number: 8949680Abstract: A data receiver device includes a logic unit configured to generate a test pattern signal, receive a test result signal in the test mode, and compare the test pattern signal with the test result signal to perform a test in the test mode. The data receiver further includes a system frequency control circuit configured to multiply a reference clock signal by a multiplication factor received from the logic unit and to output a test clock signal, an output terminal configured to serialize the test pattern signal based on the test clock signal and to output an output signal, and an input terminal configured to recover a data signal and a data clock signal from an input signal based on the output signal, to deserialize the data signal based on the data clock signal, and to output the test result signal to the logic unit.Type: GrantFiled: January 31, 2013Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun Su Chae, Jong Shin Shin
-
Publication number: 20150033060Abstract: Provided is a clock data recovery circuit including a phase-frequency detector configured to detect a frequency and phase of a reference clock signal and control a frequency and phase of an internal clock signal based on the detected frequency, a frequency detector configured to detect a frequency of a data signal and, based on the detected frequency of the data signal, adjust the frequency of the internal clock signal; and a phase detector configured to detect a phase of the data signal based on the detected frequency of the data signal and adjust the phase of the internal clock signal. Accordingly, a timing controller that includes the clock data recovery circuit is capable of establishing data communication at high speeds when the system is powered on/off to reduce power consumption. Also, the timing controller does not need to include an additional external clock generation device, and is capable of achieving frequency synchronization using a non-precision clock signal generated in the timing controller.Type: ApplicationFiled: March 19, 2014Publication date: January 29, 2015Inventors: DU-HO KIM, JONG-SHIN SHIN
-
Patent number: 8624625Abstract: A termination circuit for a HDMI transmitter includes a bias unit and a termination resistor unit connected in parallel between a positive transmission pin and a negative transmission pin. The bias unit generates a bias voltage by selecting the higher voltage among a first voltage received through the positive transmission pin and a second voltage received through the negative transmission pin. The termination resistor unit is formed on a well region biased by the bias voltage, and conditionally provides a termination resistance between the positive transmission pin and the negative transmission pin in response to a termination resistor control signal. The termination circuit conditionally provides a termination resistance without a leakage current. The termination resistance may be varied by using an n-bit control code.Type: GrantFiled: April 5, 2012Date of Patent: January 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Shin Shin, Chi-Won Kim
-
Patent number: 8588281Abstract: A transceiver comprises a transmitter that converts a plurality of data components into serial data in response to a first clock signal and transmits the serial data, and a receiver that receives the serial data and converts the serial data into the plurality of data components in response to a second clock signal generated from the serial data. The transmitter adds at least one dummy bit to the serial data at predetermined intervals. The at least one dummy bit includes information regarding a data type of the plurality of data components.Type: GrantFiled: February 7, 2011Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Woon-taek Oh, Jae-youl Lee, Jin-ho Kim, Tae-jin Kim, Ju-hwan Yi, Jong-shin Shin