Patents by Inventor Jorg Henkel
Jorg Henkel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7203935Abstract: A method for code compression of a program, the method comprising separating code from data. Software transformations necessary to make address mappings between compressed and uncompressed space are introduced into the code. Statistics are obtained about frequency of occurrence instructions, wherein said statistics include frequency of occurrence of two consecutive instructions. The program is parsed to identify occurrence of instructions or instruction pairs. The identified instructions are replaced with an address to a compressed bus-word table. An address mapping is generated from uncompressed address to compressed addresses.Type: GrantFiled: December 5, 2002Date of Patent: April 10, 2007Assignee: NEC CorporationInventors: Srimat Chakradhar, Jörg Henkel, Venkata Jakkula, Haris Lekatsas, Murugan Sankaradass
-
Patent number: 6865526Abstract: A method for reducing power consumption by using power estimation data obtained from at the gate-level for a core's representative input stimuli data (instructions), and propagating the power estimation data to a higher (object-oriented) system-level model, which is parameterizable and executable. Depending on the kind of cores, various parameterizable look-up table techniques are used to facilitate self-analyzing core models. As a result, the method is faster than gate-level power estimation techniques and power-related system-level design decisions.Type: GrantFiled: January 24, 2000Date of Patent: March 8, 2005Assignees: University of California-Riverside, NEC CorporationInventors: Jörg Henkel, Tony Givargis, Frank Vahid
-
Publication number: 20040111710Abstract: A method for code compression of a program, the method comprising separating code from data. Software transformations necessary to make address mappings between compressed and uncompressed space are introduced into the code. Statistics are obtained about frequency of occurrence instructions, wherein said statistics include frequency of occurrence of two consecutive instructions. The program is parsed to identify occurrence of instructions or instruction pairs. The identified instructions are replaced with an address to a compressed bus-word table. An address mapping is generated from uncompressed address to compressed addresses.Type: ApplicationFiled: December 5, 2002Publication date: June 10, 2004Applicant: NEC USA, INC.Inventors: Srimat Chakradhar, Jorg Henkel, Venkata Jakkula, Haris Lekatsas, Murugan Sankaradass
-
Patent number: 6741190Abstract: The power consumption of interconnects starts to have a significant impact on a system's total power consumption. Besides increasing buses (length, width) etc. this is mostly due to deep sub-micron effects where coupling capacitances between bus lines (wire-to-wire) are in the same order of magnitude as the base capacitances (wire-to-metal-layer). At that point, encoding schemes that solely address the minimization of transitions for the purpose of power reduction do not effectively work any more. Using a physical bus model that accurately models coupling capacitances, a signal bus encoding/decoding apparatus with encoding schemes that are partially adaptive and that take coupling effects into consideration is presented. The encoding schemes do not assume any a priori knowledge that is particular to a specific application.Type: GrantFiled: April 25, 2003Date of Patent: May 25, 2004Assignee: NEC CorporationInventors: Jörg Henkel, Haris Lekatsas
-
Patent number: 6732256Abstract: A code compression method and apparatus for system-level power optimization that lessens the requirements imposed on main memory size. The apparatus utilizes a post-cache architecture that has a decompression engine that decompresses compressed object code instructions using dictionary look-up tables, branching instruction controllers and mathematical derivations based on bit toggling. The decompression engine extracts the compressed instructions from memory or the instruction/data cache using a bus compression technique to save power as the compressed instructions/data traverses the bus.Type: GrantFiled: June 17, 2003Date of Patent: May 4, 2004Assignees: NEC Corporation, Princeton UniversityInventors: Jörg Henkel, Wayne Wolf, Haris Lekatsas
-
Patent number: 6691305Abstract: A code compression method for system-level power optimization that lessens the requirements imposed on main memory size. The method reduces the power consumption of a complete system comprising a CPU, instruction cache, data cache, main memory, data buses and address bus. The method includes extracting compressible instruction and data portions from executable code, creating a mathematical model of the extracted code portions, class the individual instructions in the extracted portions based upon their operation codes and compressing the instructions. The compressed instructions are further compressed when extracted from memory by using bus compaction. The method is also embodied in a computer system with a processor and a memory adapted to perform the steps of the method to compress the extracted instruction portions. Additionally, the method is embodied on a computer program product bearing software instructions adapted to perform the steps of the method to compress the extracted instruction portions.Type: GrantFiled: April 21, 2000Date of Patent: February 10, 2004Assignees: NEC Corporation, Princeton UniversityInventors: Jörg Henkel, Wayne Wolf, Haris Lekatsas
-
Publication number: 20030212879Abstract: A code compression method for system-level power optimization that lessens the requirements imposed on main memory size. The method reduces the power consumption of a complete system comprising a CPU, instruction cache, data cache, main memory, data buses and address bus. The method includes extracting compressible instruction and data portions from executable code, creating a mathematical model of the extracted code portions, class the individual instructions in the extracted portions based upon their operation codes and compressing the instructions. The compressed instructions are further compressed when extracted from memory by using bus compaction. The method is also embodied in a computer system with a processor and a memory adapted to perform the steps of the method to compress the extracted instruction portions. Additionally, the method is embodied on a computer program product bearing software instructions adapted to perform the steps of the method to compress the extracted instruction portions.Type: ApplicationFiled: June 17, 2003Publication date: November 13, 2003Applicant: NEC CORPORATIONInventors: Jorg Henkel, Wayne Wolf, Haris Lekatsas
-
Publication number: 20030201918Abstract: The power consumption of interconnects starts to have a significant impact on a system's total power consumption. Besides increasing buses (length, width) etc. this is mostly due to deep sub-micron effects where coupling capacitances between bus lines (wire-to-wire) are in the same order of magnitude as the base capacitances (wire-to-metal-layer). At that point, encoding schemes that solely address the minimization of transitions for the purpose of power reduction do not effectively work any more. Using a physical bus model that accurately models coupling capacitances, a signal bus encoding/decoding apparatus with encoding schemes that are partially adaptive and that take coupling effects into consideration is presented. The encoding schemes do not assume any a priori knowledge that is particular to a specific application.Type: ApplicationFiled: April 25, 2003Publication date: October 30, 2003Applicant: NEC CORPORATIONInventors: Jorg Henkel, Haris Lekatsas
-
Patent number: 6583735Abstract: The power consumption of interconnects starts to have a significant impact on a system's total power consumption. Besides increasing buses (length, width) etc. this is mostly due to deep sub-micron effects where coupling capacitances between bus lines (wire-to-wire) are in the same order of magnitude as the base capacitances (wire-to-metal-layer). At that point, encoding schemes that solely address the minimization of transitions for the purpose of power reduction do not effectively work any more. Using a physical bus model that accurately models coupling capacitances, a signal bus encoding/decoding apparatus with encoding schemes that are partially adaptive and that take coupling effects into consideration is presented. The encoding schemes do not assume any a priori knowledge that is particular to a specific application.Type: GrantFiled: August 3, 2001Date of Patent: June 24, 2003Assignee: NEC CorporationInventors: Jörg Henkel, Haris Lekatsas
-
Publication number: 20020186597Abstract: The power consumption of interconnects starts to have a significant impact on a system's total power consumption. Besides increasing buses (length, width) etc. this is mostly due to deep sub-micron effects where coupling capacitances between bus lines (wire-to-wire) are in the same order of magnitude as the base capacitances (wire-to-metal-layer). At that point, encoding schemes that solely address the minimization of transitions for the purpose of power reduction do not effectively work any more. Using a physical bus model that accurately models coupling capacitances, a signal bus encoding/decoding apparatus with encoding schemes that are partially adaptive and that take coupling effects into consideration is presented. The encoding schemes do not assume any a priori knowledge that is particular to a specific application.Type: ApplicationFiled: August 3, 2001Publication date: December 12, 2002Applicant: NEC USA, INC.Inventors: Jorg Henkel, Haris Lekatsas
-
Patent number: 6279942Abstract: An air bag module housing for a motor vehicle has an oblong basic housing body which is used for receiving a gas generator and an air bag and which is laterally closed by two side covers. The air bag module housing is deformed in the event of an impact of a part of the body, particularly of the head, of a vehicle occupant. In order to optimize deformation of the air bag module housing, at least one slot respectively is provided in the side covers. The slot extends essentially perpendicularly to the expected impact direction of the body part along the largest part of the respective side cover to the edge.Type: GrantFiled: November 12, 1999Date of Patent: August 28, 2001Assignee: DaimlerChrysler AGInventors: Alban Bossenmaier, Jörg Henkel, Friedrich Reiter, Harald Rudolf, Martin Steiner
-
Patent number: 5564733Abstract: Motor vehicle instrument panel including a stiffening panel defining an instrument panel shape. The stiffening panel includes an airbag cover section and a hinge connection section which connects the airbag cover section to adjacent stiffening panel sections. A reinforcement mat is connected to a side of the stiffening panel which faces away from a vehicle passenger space bounded by the instrument panel when in an in-use position in a vehicle. The reinforcement mat includes a plurality of openings, and the reinforcement mat and stiffening panel are connected together by pressing of material of the stiffening panel into the openings of the reinforcement mat thereby providing an intimate connection of the reinforcement mat and stiffening panel without requiring additional fastening material.Type: GrantFiled: October 17, 1995Date of Patent: October 15, 1996Assignee: Mercedes-Benz AGInventors: Santiago Duenas, Stephan Schreiner, Harald Koppenstein, Helmut Wagner, Jorg Henkel