Patents by Inventor Jorge Rubinstein
Jorge Rubinstein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10416035Abstract: A power management system and method including a normally-open switch, an on/off circuit, a microprocessor, and at least one sensor to monitor a condition. The on/off circuit includes an on/off control gate-controlled switch device such as a PMOS device for system power, a flip/flop switch to respectively activate and deactivate the on/off control PMOS device, and a transition detection circuit connected to the normally-open switch. A single DC power source establishes a source voltage to power the on/off circuit and the normally-open switch. The transition detection circuit generates an “on” signal when the user initially activates the normally-open switch, and supplies the “on” signal to the flip/flop switch to change it to an “on” state to activate the on/off control PMOS device. While activated, the on/off control PMOS device enables system power from the power source to be provided to at least the sensor and the microprocessor.Type: GrantFiled: November 17, 2017Date of Patent: September 17, 2019Assignee: MIJA INDUSTRIES, INC.Inventors: Jorge Rubinstein, Robert M. Manning, John J. McSheffrey
-
Publication number: 20180348075Abstract: A power management system and method including a normally-open switch, an on/off circuit, a microprocessor, and at least one sensor to monitor a condition. The on/off circuit includes an on/off control gate-controlled switch device such as a PMOS device for system power, a flip/flop switch to respectively activate and deactivate the on/off control PMOS device, and a transition detection circuit connected to the normally-open switch. A single DC power source establishes a source voltage to power the on/off circuit and the normally-open switch. The transition detection circuit generates an “on” signal when the user initially activates the normally-open switch, and supplies the “on” signal to the flip/flop switch to change it to an “on” state to activate the on/off control PMOS device. While activated, the on/off control PMOS device enables system power from the power source to be provided to at least the sensor and the microprocessor.Type: ApplicationFiled: November 17, 2017Publication date: December 6, 2018Inventors: JORGE RUBINSTEIN, ROBERT M. MANNING, JOHN J. McSHEFFREY
-
Publication number: 20150288974Abstract: Embodiments of the present invention are video acquisition and processing systems. One embodiment of the present invention, video acquisition and processing systems include a sensor, image signal processor, and video compression and decompression components fully integrated in a single integrated circuit. The integrated sensor and image signal processor feature highly parallel transmission of image data to the video compression and decompression component. This highly parallel, pipelined, special-purpose integrated-circuit implementation offers cost-effective video acquisition and image data processing and an extremely large computational bandwidth with relatively low power consumption and low-latency for processing video signals.Type: ApplicationFiled: June 4, 2015Publication date: October 8, 2015Inventors: Jorge Rubinstein, Albert Rooyakkers, Farooq Habib, Dimitri A. Choutov
-
Publication number: 20150012708Abstract: Embodiments of the present invention are directed to parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. One embodiment of the present invention is a family of video encoders and decoders (“codecs”) that can be incorporated within cameras, cell phones, and other electronic devices for encoding raw video signals into compressed video signals for storage and transmission, and for decoding compressed video signals into raw video signals for output to display devices. A highly parallel, pipelined, special-purpose integrated-circuit implementation of a particular video codec provides, according to embodiments of the present invention, a cost-effective video-codec computational engine that provides an extremely large computational bandwidth with relatively low power consumption and low-latency for decompression and compression of compressed video signals and raw video signals, respectively.Type: ApplicationFiled: January 21, 2014Publication date: January 8, 2015Inventors: Jorge RUBINSTEIN, Albert ROOYAKKERS
-
Patent number: 8660193Abstract: Embodiments of the present invention are directed to parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. One embodiment of the present invention is a family of video encoders and decoders (“codecs”) that can be incorporated within cameras, cell phones, and other electronic devices for encoding raw video signals into compressed video signals for storage and transmission, and for decoding compressed video signals into raw video signals for output to display devices. A highly parallel, pipelined, special-purpose integrated-circuit implementation of a particular video codec provides, according to embodiments of the present invention, a cost-effective video-codec computational engine that provides an extremely large computational bandwidth with relatively low power consumption and low-latency for decompression and compression of compressed video signals and raw video signals, respectively.Type: GrantFiled: February 4, 2009Date of Patent: February 25, 2014Assignee: Maxim Integrated Products, Inc.Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Patent number: 8566515Abstract: Embodiments of the present invention are directed to memory subsystems implemented within, or connected to and accessed by, parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. Additional embodiments of the present invention are directed to memory subsystems implemented within, or connected to and accessed by, a variety of different types of electronic devices. One embodiment of the present invention comprises a memory controller implemented in a first integrated circuit or other electronic system and one or more separate memory devices. Alternative embodiments of the present invention incorporate the memory controller within one or more memory devices that are connected to, and accessed by, an integrated-circuit-implemented computational engine or another electronic device.Type: GrantFiled: February 26, 2009Date of Patent: October 22, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Patent number: 8503534Abstract: Embodiments of the present invention relate to a multi-bus architecture within a video codec that discretely and efficiently transports video components within the codec. This multi-bus architecture provides a relatively more efficient transport mechanism because the various buses are designed to specifically address unique characteristics of the video components or parameters being processed within the codec.Type: GrantFiled: April 22, 2010Date of Patent: August 6, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Publication number: 20110261884Abstract: Embodiments of the present invention relate to a multi-bus architecture within a video codec that discretely and efficiently transports video components within the codec. This multi-bus architecture provides a relatively more efficient transport mechanism because the various buses are designed to specifically address unique characteristics of the video components or parameters being processed within the codec.Type: ApplicationFiled: April 22, 2010Publication date: October 27, 2011Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Publication number: 20100220215Abstract: Embodiments of the present invention are video acquisition and processing systems. One embodiment of the present invention, video acquisition and processing systems include a sensor, image signal processor, and video compression and decompression components fully integrated in a single integrated circuit. The integrated sensor and image signal processor feature highly parallel transmission of image data to the video compression and decompression component. This highly parallel, pipelined, special-purpose integrated-circuit implementation offers cost-effective video acquisition and image data processing and an extremely large computational bandwidth with relatively low power consumption and low-latency for processing video signals.Type: ApplicationFiled: August 24, 2009Publication date: September 2, 2010Inventors: Jorge Rubinstein, Albert Rooyakkers, Farooq Habib, Dmitri A. Choutov
-
Publication number: 20100177828Abstract: Embodiments of the present invention are directed to parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. One embodiment of the present invention is a family of video encoders and decoders (“codecs”) that can be incorporated within cameras, cell phones, and other electronic devices for encoding raw video signals into compressed video signals for storage and transmission, and for decoding compressed video signals into raw video signals for output to display devices. A highly parallel, pipelined, special-purpose integrated-circuit implementation of a particular video codec provides, according to embodiments of the present invention, a cost-effective video-codec computational engine that provides an extremely large computational bandwidth with relatively low power consumption and low-latency for decompression and compression of compressed video signals and raw video signals, respectively.Type: ApplicationFiled: February 4, 2009Publication date: July 15, 2010Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Publication number: 20100177585Abstract: Embodiments of the present invention are directed to memory subsystems implemented within, or connected to and accessed by, parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. Additional embodiments of the present invention are directed to memory subsystems implemented within, or connected to and accessed by, a variety of different types of electronic devices. One embodiment of the present invention comprises a memory controller implemented in a first integrated circuit or other electronic system and one or more separate memory devices. Alternative embodiments of the present invention incorporate the memory controller within one or more memory devices that are connected to, and accessed by, an integrated-circuit-implemented computational engine or another electronic device.Type: ApplicationFiled: February 26, 2009Publication date: July 15, 2010Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Patent number: 4837465Abstract: A storage cell and a sense amplifier for use in a register or other memory in an integrated circuit. The storage cell has single-rail input and output, thereby eliminating the necessity of differential input lines and access transistors. The cell also has dual individually-addressable output buses. The sense amplifier includes a master latch connected to the bit line from the storage cell and a slave latch connected to the output. The master latch is normally maintained at its meta-stable condition by a normally-enabled gate. When the content of a storage cell is to be read, the cell outputs a signal onto the bit line, which signal drives the master latch to one side of its meta-stable state. The gate is turned off, allowing the master latch to go to the nearest stable state. The slave latch is connected to the master latch and assumes a state in response thereto. The slave latch and master latch are then disconnected and the master latch returned to its meta-stable state.Type: GrantFiled: March 30, 1988Date of Patent: June 6, 1989Inventor: Jorge Rubinstein
-
Patent number: 4792924Abstract: A storage cell and a sense amplifier for use in a register or other memory in an integrated circuit. The storage cell has single-rail input and output, thereby eliminating the necessity of differential input lines and access transistors. The cell also has dual individually-addressable output buses. The sense amplifier includes a master latch connected to the bit line from the storage cell and a slave latch connected to the output. The master latch is normally maintained at its meta-stable condition by a normally-enabled gate. When the content of a storage cell is to be read, the cell outputs a signal onto the bit line, which signal drives the master latch to one side of its meta-stable state. The gate is turned off, allowing the master latch to go to the nearest stable state. The slave latch is connected to the master latch and assumes a state in response thereto. The slave latch and master latch are then disconnected and the master latch returned to its meta-stable state.Type: GrantFiled: January 16, 1985Date of Patent: December 20, 1988Assignee: Digital Equipment CorporationInventor: Jorge Rubinstein