Patents by Inventor Joseph A. Bailey
Joseph A. Bailey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7392097Abstract: A system for preventative maintenance of a ride or an attraction component at a venue. A validator establishes the identity of the ride or attraction component and a controller monitors the use of the ride or attraction component. The controller also manage the ride or attraction component's availability for patron usage and transmits this information to a system control panel. A blocking device controlled by the panel prevents patron usage of a ride or attraction component that is in non-compliance with pre-established operating standards.Type: GrantFiled: September 12, 2006Date of Patent: June 24, 2008Assignee: Disney Enterprises, Inc.Inventors: Kenneth William Schweizer, Vincent Joseph Bailey, Ivan Rene Diaz, Rachel Strelecky Hutter, Craig Forrest Lake, George Joseph Orta, Mark Schaeffer, Johnie Larry Thomas, Mark Thomas Winkelbauer, John Howard Seybert
-
Patent number: 7292593Abstract: A host channel adapter includes a transport layer module, a link layer module, and buffer memory having memory portions configured for storage of transmit data packets output by the transport layer module for transmission by the link layer module on identified virtual lanes. The transport layer module is configured for identifying a virtual lane for each transmit data packet, and for storing the transmit data packet in the corresponding memory portion assigned to the corresponding identified virtual lane. Hence, the transmit data packets output by the transport layer module are stored in the memory portions based on their respective identified virtual lanes, where each memory portion stores the transmit data packets for the corresponding identified virtual lane. The link layer module retrieves the transmit data packets from a selected memory portion corresponding to a currently-serviced virtual lane based on a prescribed virtual lane arbitration.Type: GrantFiled: March 28, 2002Date of Patent: November 6, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Joseph Winkles, Joseph A. Bailey
-
Patent number: 7266614Abstract: An host channel adapter embedded within a processor device includes a transport layer module, a transport layer buffer, a link layer module, and a link layer buffer configured for storing at least two packets to be transmitted by the embedded host channel adapter. The transport layer module is configured for generating, for each packet to be transmitted, a transport layer header, and storing in the transport layer buffer the transport layer header and a corresponding identifier that specifies a stored location of a payload for the transport layer header. The link layer module includes payload fetch logic configured for fetching the payload based on the corresponding identifier, enabling the link layer module to construct one of the two packets to be transmitted concurrently during transmission of the second of the two packets.Type: GrantFiled: September 30, 2002Date of Patent: September 4, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Joseph D. Winkles, Joseph A. Bailey, Norman M. Hack
-
Patent number: 7245613Abstract: A channel adapter includes a link receive resource configured for initiating packet validation upon detecting a receive counter reaching a prescribed threshold corresponding to reception of an initial header of a data packet. Upon initiating packet validation, the link receive resource determines whether the initial header includes any errors. Any errors detected in the initial header are stored if the errors are detected prior to reception of an end of the data packet. Additional validation operations can be initiated upon reception of the respective headers. Upon receiving the end of the data packet, the link receive resource selectively reports the errors detected in the initial header based on whether any higher-priority error is detected relative to a prescribed error reporting order.Type: GrantFiled: March 28, 2002Date of Patent: July 17, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Joseph Winkles, Joseph A. Bailey
-
Patent number: 7209489Abstract: A host channel adapter is configured for servicing received work notifications based on identifying the work notifications associated with the virtual lanes (VL) having a prescribed ordering position identified by the link layer operations. The host channel adapter, in response to receiving a work notification for a prescribed service level (SL), determines the virtual lane associated with the specified service level based on a prescribed service level to virtual lane mapping. If necessary (e.g., for an unreliable datagram service type), the work notification supplies the prescribed service level (SL) for the host channel adapter. The host channel adapter also determines an ordering position for the determined virtual lane from the link layer module, and selectively services the work notification based on the corresponding ordering position.Type: GrantFiled: January 23, 2002Date of Patent: April 24, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Joseph Winkles, Norman Hack, Bahadir Erimli
-
Patent number: 7177706Abstract: A system for preventative maintenance of a ride or an attraction component at a venue. A validator establishes the identity of the ride or attraction component and a controller monitors the use of the ride or attraction component. The controller also manages the ride or attraction component's availability for patron usage and transmits this information to a system control panel. A blocking device controlled by the panel prevents patron usage of a ride or attraction component that is in non-compliance with pre-established operating standards.Type: GrantFiled: February 11, 2005Date of Patent: February 13, 2007Assignee: Disney Enterprises, Inc.Inventors: Kenneth William Schweizer, Vincent Joseph Bailey, Ivan Rene Diaz, Rachel Strelecky Hutter, Craig Forrest Lake, George Joseph Orta, Mark Schaeffer, Johnie Larry Thomas, Mark Thomas Winkelbauer, John Howard Seybert
-
Patent number: 7076569Abstract: An embedded host channel adapter includes a transport layer module, a transport layer buffer, and a link layer module. The transport layer buffer is configured for storing transmit packet entries for virtual lanes serviced by the embedded host channel adapter. The link layer module is configured for supplying virtual lane priority information and virtual lane flow control information, for each virtual lane, to the transport layer module. The link layer module also configured for constructing transmit packets to be transmitted based on retrieval thereof from the transport layer buffer. The transport layer module is configured for selecting one of the virtual lanes for servicing based on the supplied virtual lane priority information and virtual lane flow control information for each of the virtual lanes, enabling the transport layer module to prioritize received work notifications, for generation of respective transmit packet entries.Type: GrantFiled: October 18, 2002Date of Patent: July 11, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Joseph D. Winkles, Norman M. Hack
-
Patent number: 7003586Abstract: A consumer resource provider is configured for generating a work request to a prescribed virtual destination address on behalf of a user-mode consumer process requiring a memory access. An operating system resource, configured for establishing communications between the consumer resource provider and a host channel adapter configured for servicing the work notifications, assigns virtual address space for use by the consumer resource provider, and respective unique mapping values specified as user mode access for use by the consumer resource provider in executing the memory accesses on behalf of the respective user-mode consumer processes. An address translator includes a translation map for uniquely mapping the virtual address space used by the consumer resource provider to a prescribed physical address space accessible by the host channel adapter.Type: GrantFiled: February 27, 2002Date of Patent: February 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Norman Hack
-
Patent number: 6950886Abstract: A method and apparatus for reordering transactions in a packet-based fabric using I/O Streams. Packet bus transactions may flow upstream from node to node on a non-coherent I/O packet bus. Some peripheral buses place ordering constraints on their bus transactions to prevent deadlock situations. When a packet transaction originating on a peripheral bus with ordering constraints is translated to a packet bus such as the non-coherent I/O packet bus, those same ordering constraints may be mapped over to the packet bus transactions. To efficiently handle the packets and prevent deadlock situations, packets may be handled and reordered on an I/O stream basis. Thus, reordering logic may consider I/O streams independently and therefore only reorder transactions within an I/O stream and not across more than one I/O stream.Type: GrantFiled: January 4, 2001Date of Patent: September 27, 2005Assignee: Advanced Micro Devices, Inc.Inventor: Joseph A. Bailey
-
Patent number: 6904545Abstract: A computing node configured for communications on an InfiniBand™ network includes at least two host channel adapters configured for communications on the InfiniBand™ network, and at least one processor configured for controlling the communications of the two host channel adapters on the InfiniBand™ network. The host channel adapters communicate with the processor via an internal bus. The processor monitors communication operations by the host channel adapters on the InfiniBand™ network. If the processor detects that one of the host channel adapters is unable to complete the corresponding communication operations, the processor outputs a message requesting traffic destined to the one host channel adapter to be redirected to the remaining host channel adapter.Type: GrantFiled: July 11, 2001Date of Patent: June 7, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Bahadir Erimli, Joseph A. Bailey, Norman M. Hack
-
Patent number: 6832310Abstract: A method and apparatus for manipulating work queue elements via a hardware adapter and a software driver. The software driver is configured to cause a plurality of work queue elements to be stored in a queue pair including a plurality of storage locations. Each of the plurality of storage locations includes an indicator indicating whether a corresponding work queue element has been completed. The hardware adapter is configured to select one of the plurality of storage locations and to service a corresponding one of the plurality of work queue elements, and in response to completion of a task associated with the corresponding work queue element, to cause the indicator to indicate that the corresponding work queue element has been completed. Additionally, the software driver is configured to cause a new work queue element to be stored in the selected storage location in response to detecting that the indicator indicates that the corresponding work queue element has been completed.Type: GrantFiled: January 4, 2001Date of Patent: December 14, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Norman M. Hack, Clark L. Buxton
-
Patent number: 6742075Abstract: A host channel adapter is configured for servicing a work notification, supplied by a host process to an assigned destination address accessable by the host channel adapter, based on matching the assigned destination address with a stored notification address from one of a plurality of queue pair context entries stored within the host channel adapter. The host channel adapter receives a queue pair context entry including a notification address, based on creation of a corresponding queue pair for a host process. The queue pair enables the host process to post a work descriptor and output a work notification to the host channel adapter by writing the work notification to an assigned destination address. The host channel adapter matches the assigned destination address with a stored notification address, and services the work descriptor based on the corresponding queue pair attributes specified in the identified queue pair context entry.Type: GrantFiled: December 3, 2001Date of Patent: May 25, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Joseph Winkles
-
Patent number: 6598144Abstract: An operating system resource, configured for establishing communications between consumer processes configured for generating respective work notifications and a host channel adapter configured for servicing the work notifications, assigns virtual address space for use by the consumer processes in executing memory accesses, and respective unique mapping values. An address translator includes a translation map for uniquely mapping the virtual address space used by the consumer processes to a prescribed physical address space accessible by the host channel adapter. The address translator, in response to receiving from an identified consumer process the work notification at a virtual address, maps the work notification to a corresponding prescribed physical address based on the corresponding mapping value assigned to the identified consumer process, enabling the host channel adapter to detect the work notification for the consumer process.Type: GrantFiled: December 12, 2001Date of Patent: July 22, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Norman Hack, Rodney Schmidt
-
Patent number: 6295573Abstract: An interrupt messaging scheme to manage interrupts within a multiprocessing computer system without a dedicated interrupt bus. An interconnect structure using a plurality of high-speed dual-unidirectional links to interconnect processing nodes, I/O devices or I/O bridges in the multiprocessing system is implemented. Interrupt messages are transferred as discrete binary packets over point-to-point unidirectional links. A suitable routing algorithm may be employed to route various interrupt packets within the system. Simultaneous transmission of interrupt messages from two or more processing nodes and I/O bridges may be possible without any need for bus arbitration. Interrupt packets carry routing and destination information to identify source and destination processing nodes for interrupt delivery. A lowest priority interrupt packet from an I/O bridge is converted into a coherent form by the host processing node coupled to the I/O bridge.Type: GrantFiled: February 16, 1999Date of Patent: September 25, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Norman M. Hack
-
Patent number: 6205508Abstract: An interrupt messaging scheme for a multiprocessing computer system where a dedicated bus to carry interrupt messages within the multiprocessing system is eliminated. Instead, an interconnect structure using a plurality of high-speed dual-unidirectional links to interconnect processing nodes, I/O devices or I/O bridges in the system is implemented. Interrupt messages are transferred as discrete binary packets over point-to-point unidirectional links. Various interrupt requests are transferred through a predetermined set of discrete interrupt message packets. Interrupt message initiators—an I/O interrupt controller or a local interrupt controller (in case of an inter-processor interrupt)—may be configured to generate appropriate interrupt message packets upon receiving an interrupt request. A suitable routing algorithm may be employed to route various interrupt messages within the system.Type: GrantFiled: February 16, 1999Date of Patent: March 20, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Joseph A. Bailey, Norman M. Hack
-
Patent number: 5894578Abstract: A programmable interrupt controller for use in computer systems including one or more CPUs is provided. The programmable interrupt controller includes an interrupt request interface, a central interrupt controller, random access memory, and at least one processor interface. The central interrupt controller systematically selects interrupt requests from the interrupt request interface. Information associated with each interrupt request is stored in the random access memory. The central interrupt controller access the information in the random access memory and uses the information and the state of the currently selected interrupt request to determine a next state for the currently selected interrupt request. The information is passed on to the processor interface to determine when and if the interrupt request should issue to one of the CPUs.Type: GrantFiled: December 19, 1995Date of Patent: April 13, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Qadeer A. Qureshi, Joseph A. Bailey, Dan S. Mudgett
-
Patent number: 5892956Abstract: A programmable interrupt controller for use in a multiprocessing environment that can support a serial bus to send interrupt information to the processors. The interrupt serial bus has a data line to drive all the interrupt information to all the processors and a clock line to synchronize edges for the data stream. A third line, normally tri-stated, may be used to provide a parity error indication for the serial bus. The serial data includes a processor identification, a pin identification and state information. As the programmable interrupt controller sends the interrupt data on the serial bus, all the processors clock the data and check parity. If a processor finds a parity error, it drives the parity error indication low so that the information may be transmitted again. No processor will execute the command contained in the serial message before the time has elapsed for any of the processors to report a parity error.Type: GrantFiled: September 19, 1997Date of Patent: April 6, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Qadeer A. Qureshi, Joseph A. Bailey, Dan S. Mudgett
-
Patent number: 5850555Abstract: A programmable interrupt controller for use in computer systems including one or more CPUs is provided. The programmable interrupt controller includes an interrupt request interface, a validity checker, and at least one processor interface. The validity checker monitors the state of each interrupt request as it is processed through the interrupt controller. The interrupt request is canceled if the interrupt request becomes invalid. Alternatively, the programmable interrupt controller issues a spurious interrupt vector if the interrupt request becomes invalid after a CPU has responded.Type: GrantFiled: December 19, 1995Date of Patent: December 15, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Qadeer A. Qureshi, Joseph A. Bailey, Dan S. Mudgett
-
Patent number: 5850558Abstract: A programmable interrupt controller is provided for use in computer systems including one or more CPUs. The programmable interrupt controller includes an interrupt request interface, a storage device, and at least one processor interface having an interrupt nesting buffer. An unique interrupt identification code is assigned to each interrupt request and used to reference information in the storage device associated with each interrupt request. The interrupt request interface uses the unique interrupt identification code to access the information for each interrupt request and determine if the interrupt request should proceed to one of the processor interfaces. The processor interface uses the unique interrupt identification code to access the information in order to determine if and when the interrupt request should issue to one of the CPUs.Type: GrantFiled: December 19, 1995Date of Patent: December 15, 1998Assignee: Advanced Micro DevicesInventors: Qadeer A. Qureshi, Joseph A. Bailey, Dan S. Mudgett
-
Patent number: 5802559Abstract: An integrated processor is provided that includes a cache controller which keeps track of a physical address in the system memory which corresponds to each entry within the cache memory. The address tag and state logic circuit further contains state information consisting of a dirty bit allocated for each doubleword (or word) within each line as well as a valid bit for each line. The dirty bit allocated for each doubleword indicates whether that doubleword is dirty or clean, and the valid bit for each line indicates whether the line is valid or invalid. The cache controller further includes a snoop write-back control circuit which monitors the local bus to determine whether a memory cycle has been executed by an alternate bus master on the local bus. During such a memory cycle of an alternate bus mater, a comparator circuit determines whether a cache hit has occurred.Type: GrantFiled: November 4, 1996Date of Patent: September 1, 1998Assignee: Advanced Micro Devices, Inc.Inventor: Joseph A. Bailey