Patents by Inventor Joseph A. KIDD
Joseph A. KIDD has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240158892Abstract: This application relates to Al—Mn—Zr based alloys, which when processed by (i) a conventional manufacturing technique (e.g. casting), (ii) an additive manufacturing technique utilizing a melting process, or (iii) a powder metallurgy process can provide a fabricated component with significantly improved strength, creep resistance and/or thermal stability at elevated temperatures, and printability in additive manufacturing and weldability in traditional manufacturing compared to conventional aluminum alloy.Type: ApplicationFiled: August 25, 2023Publication date: May 16, 2024Applicant: NanoAL LLCInventors: James KIDD, Nhon Q. VO, Joseph R. CROTEAU, Joshua P. DORN
-
Patent number: 10467551Abstract: A memory of a privacy server stores user data and user settings. A processor of the privacy server is programmed to receive user settings corresponding to a user of a journey planning application; receive user data from vehicles and mobility services; manage the user data of the user according to the user settings; and provide information to the journey planning application explaining benefits of the sharing of the user data. A mobile computing device receives responses to a set of questions unrelated to sharing of user data for determining settings, identifies user settings defining the sharing of user data consistent with data indicative of user settings of users who answered the questions in the same manner, and displays terms of service for the sharing of user data based on the user settings.Type: GrantFiled: June 12, 2017Date of Patent: November 5, 2019Assignee: Ford Motor CompanyInventors: Bradley Michael Gayton, Joseph A. Kidd, Deborah N. Gertsen, Elliot S. Katz
-
Publication number: 20180357438Abstract: A memory of a privacy server stores user data and user settings. A processor of the privacy server is programmed to receive user settings corresponding to a user of a journey planning application; receive user data from vehicles and mobility services; manage the user data of the user according to the user settings; and provide information to the journey planning application explaining benefits of the sharing of the user data. A mobile computing device receives responses to a set of questions unrelated to sharing of user data for determining settings, identifies user settings defining the sharing of user data consistent with data indicative of user settings of users who answered the questions in the same manner, and displays terms of service for the sharing of user data based on the user settings.Type: ApplicationFiled: June 12, 2017Publication date: December 13, 2018Inventors: Bradley Michael GAYTON, Joseph A. KIDD, Deborah N. GERTSEN, Elliot S. Katz
-
Patent number: 9621143Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: GrantFiled: November 8, 2013Date of Patent: April 11, 2017Assignee: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Publication number: 20140062555Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: ApplicationFiled: November 8, 2013Publication date: March 6, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Patent number: 8584067Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: GrantFiled: November 2, 2010Date of Patent: November 12, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Publication number: 20120110529Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: ApplicationFiled: November 2, 2010Publication date: May 3, 2012Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Patent number: D738198Type: GrantFiled: June 25, 2013Date of Patent: September 8, 2015Assignee: BISBELL MAGNETIC PRODUCTS LIMITEDInventor: David Joseph Kidd
-
Patent number: D738617Type: GrantFiled: June 25, 2013Date of Patent: September 15, 2015Assignee: BISBELL MAGNETIC PRODUCTS LIMITEDInventor: David Joseph Kidd
-
Patent number: D758821Type: GrantFiled: June 25, 2013Date of Patent: June 14, 2016Assignee: BISBELL MAGNETIC PRODUCTS LIMITEDInventor: David Joseph Kidd
-
Patent number: D889213Type: GrantFiled: August 14, 2018Date of Patent: July 7, 2020Assignee: Taylor's Eye Witness Ltd.Inventor: David Joseph Kidd