Abstract: Fabrication techniques for polishing fibers engaged in grooves on substrates. A protection template assembly is disclosed to protect the unpolished portions of fibers. Chemical mechanical polishing may be used to achieve high fabrication throughput and high polishing uniformity. Optical monitoring may be used to monitor the polishing in real time.

Abstract: The present invention relates to the planarization of surfaces as typically encountered in the fabrication of integrated circuits, particularly copper conductors and Ta/TaN barrier layers encountered in damascene and dual damascene interconnects. The present invention describes planarization methods for Cu/Ta/TaN interconnects, typically making use of a viscous overlayer tending to dwell in regions of lower surface topography, protecting said lower regions from etching by a combination of chemical and mechanical effects. In some embodiments, the viscous overlayer contains species that hinder removal of copper from regions of the surface in contact with the viscous layer. Such species may be a substantially saturated solution of copper ions among other additives, thereby hindering the dissolution of interconnect copper into the protective overlayer.

Abstract: Fabrication techniques for polishing fibers engaged in grooves on substrates. A protection template assembly is disclosed to protect the unpolished portions of fibers. Chemical mechanical polishing may be used to achieve high fabrication throughput and high polishing uniformity. Optical monitoring may be used to monitor the polishing in real time.

Abstract: A method of placing a fiber on a substrate includes holding at least one fiber under tension, aligning the held fiber with a groove formed into a substrate, moving the substrate towards the fiber to place the fiber in the groove, fixing the position of the fiber under tension in the groove, and releasing the fiber.

Abstract: An electronic component contemplated comprises a) a substrate layer, b) a dielectric layer coupled to the substrate layer, c) a barrier layer coupled to the dielectric layer, d) a conductive layer coupled to the barrier layer, and e) a protective layer coupled to the conductive layer. The electronic component contemplated herein can be produced by a) providing a substrate; b) coupling a dielectric layer to the substrate; c) coupling a barrier layer to the dielectric layer; d) coupling a conductive layer to the barrier layer; and e) coupling a protective layer to the conductive layer. The protective layer may then be cured to a desirable hardness.

Abstract: Fabrication techniques for polishing fibers engaged in grooves on substrates. A protection template assembly is disclosed to protect the unpolished portions of fibers. Chemical mechanical polishing may be used to achieve high fabrication throughput and high polishing uniformity. Optical monitoring may be used to monitor the polishing in real time.

Abstract: Chemical mechanical planarization or spin etch planarization of surfaces of copper, tantalum and tantalum nitride is accomplished by means of the chemical formulations of the present invention. The chemical formulations may optionally include abrasive particles and which may be chemically reactive or inert. Contact or non-contact CMP may be performed with the present chemical formulations. Substantially 1:1 removal rate selectivity for Cu and Ta/TaN is achieved.

Abstract: The present invention relates to the planarization of surfaces as typically encountered in the fabrication of integrated circuits, particularly copper conductors and Ta/TaN barrier layers encountered in damascene and dual damascene interconnects. The present invention describes planarization methods for Cu/Ta/TaN interconnects, typically making use of a viscous overlayer tending to dwell in regions of lower surface topography, protecting said lower regions from etching by a combination of chemical and mechanical effects. In some embodiments, the viscous overlayer contains species that hinder removal of copper from regions of the surface in contact with the viscous layer. Such species may be a substantially saturated solution of copper ions among other additives, thereby hindering the dissolution of interconnect copper into the protective overlayer.

Abstract: Chemical mechanical planarization or spin etch planarization of surfaces of copper, tantalum and tantalum nitride is accomplished by means of the chemical formulations of the present invention. The chemical formulations may optionally include abrasive particles and which may be chemically reactive or inert. Contact or non-contact CMP may be performed with the present chemical formulations. Substantially 1:1 removal rate selectivity for Cu and Ta/TaN is achieved.

Abstract: An electronic component contemplated comprises a) a substrate layer, b) a dielectric layer coupled to the substrate layer, c) a barrier layer coupled to the dielectric layer, d) a conductive layer coupled to the barrier layer, and e) a protective layer coupled to the conductive layer. The electronic component contemplated herein can be produced by a) providing a substrate; b) coupling a dielectric layer to the substrate; c) coupling a barrier layer to the dielectric layer; d) coupling a conductive layer to the barrier layer; and e) coupling a protective layer to the conductive layer. The protective layer may then be cured to a desirable hardness.

Abstract: A method of placing a fiber on a substrate includes holding at least one fiber under tension, aligning the held fiber with a groove formed into a substrate, moving the substrate towards the fiber to place the fiber in the groove, fixing the position of the fiber under tension in the groove, and releasing the fiber.

Abstract: The present invention describes methods and chemical compositions for the spin etch planarization of surfaces, particularly copper and tantalum. An etching solution is brought into contact with the upper face of a spinning wafer through a nozzle, preferably an oscillating nozzle. The etching solution has a composition that oxidizes the spinning surface, forming a passivation layer thereon. The etching solution further contains reactants for removing the passivation layer exposing the underlying surface to further reaction, leading to the desired etching of the surface. The characteristics of the etching solution are adjusted such that reactant diffusion to lower regions of the surface limits the rate of etching. Faster reaction occurs at higher regions of the surface lying in more rapidly moving etching solution resulting in the desired planarization.

Abstract: An electronic device comprises a substrate with a trench having a lower portion and a top portion. The lower portion of the trench is filled with a cured spin-on compound, while the top portion is filled with a chemical vapor-deposited compound. Preferably, the chemical vapor-deposited compound has a surface that is substantially coplanar with the surface of the substrate. Particularly preferred methods of fabricating such devices include a step in which a trench is formed in the substrate, and in which a first compound is deposited in the trench by spin-on deposition. The first compound is partially removed from the trench to a level below the surface of the substrate, and in a further step, a second compound is deposited onto the upper surface of the first compound by chemical vapor deposition.

Abstract: An electronic component contemplated comprises a) a substrate layer, b) a dielectric layer coupled to the substrate layer, c) a barrier layer coupled to the dielectric layer, d) a conductive layer coupled to the barrier layer, and e) a protective layer coupled to the conductive layer. The electronic component contemplated herein can be produced by a) providing a substrate; b) coupling a dielectric layer to the substrate; c) coupling a barrier layer to the dielectric layer; d) coupling a conductive layer to the barrier layer; and e) coupling a protective layer to the conductive layer. The protective layer may then be cured to a desirable hardness.

Abstract: The present invention relates to the planarization of surfaces as typically encountered in the fabrication of integrated circuits, particularly copper conductors and Ta/TaN barrier layers encountered in damascene and dual damascene interconnects. The present invention describes planarization methods for Cu/Ta/TaN interconnects, typically making use of a viscous overlayer tending to dwell in regions of lower surface topography, protecting said lower regions from etching by a combination of chemical and mechanical effects. In some embodiments, the viscous overlayer contains species that hinder removal of copper from regions of the surface in contact with the viscous layer. Such species may be a substantially saturated solution of copper ions among other additives, thereby hindering the dissolution of interconnect copper into the protective overlayer.

Abstract: An apparatus for planarizing or patterning a dielectric film on a substrate is provided. The apparatus includes a press for applying contact pressure to an operably connected compression tool. The compression tool has a working face that is planar or patterned. A controller for regulating the position, timing and force applied by the compression tool to the dielectric film is also provided. There is also provided a support, with an optional workpiece holder for supporting the substrate and dielectric film during contact with the compression tool. Methods of using the apparatus, as well as planarized and/or patterned dielectric films are also provided.

Abstract: Chemical mechanical planarization or spin etch planarization of surfaces of copper, tantalum and tantalum nitride is accomplished by means of the chemical formulations of the present invention. The chemical formulations may optionally include abrasive particles and which may be chemically reactive or inert. Contact or non-contact CMP may be performed with the present chemical formulations. Substantially 1:1 removal rate selectivity for Cu and Ta/TaN is achieved.

Abstract: The present invention describes methods and chemical compositions for the spin etch planarization of surfaces, particularly copper and tantalum. An etching solution is brought into contact with the upper face of a spinning wafer through a nozzle, preferably an oscillating nozzle. The etching solution has a composition that oxidizes the spinning surface, forming a passivation layer thereon. The etching solution further contains reactants for removing the passivation layer exposing the underlying surface to further reaction, leading to the desired etching of the surface. The characteristics of the etching solution are adjusted such that reactant diffusion to lower regions of the surface limits the rate of etching. Faster reaction occurs at higher regions of the surface lying in more rapidly moving etching solution resulting in the desired planarization.

Abstract: An apparatus for planarizing or patterning a dielectric film on a substrate is provided. The apparatus includes a press for applying contact pressure to an operably connected compression tool. The compression tool has a working face that is planar or patterned. A controller for regulating the position, timing and force applied by the compression tool to the dielectric film is also provided. There is also provided a support, with an optional workpiece holder for supporting the substrate and dielectric film during contact with the compression tool. Methods of using the apparatus, as well as planarized and/or patterned dielectric films are also provided.