Patents by Inventor Joseph D. Cali
Joseph D. Cali has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11811415Abstract: A direct digital synthesizer (DDS) circuit. The circuit includes a first input to receive a first fixed frequency clock signal having a first frequency, a second input to receive a second fixed frequency clock signal having a second frequency lower than the first frequency, and an output to provide an output frequency that is based at least in part on a frequency control word (FCW). The DDS circuit may include a frequency correction circuit having a first input to receive the first clock signal, a second input to receive the second clock signal, and a third input to receive the FCW, and an output to provide a frequency error of the first clock signal, the frequency error determined using the second clock signal and FCW. Alternatively, or in addition to, the DDS circuit may include an all-digital phase lock loop to correct for frequency wander of the first clock signal.Type: GrantFiled: June 18, 2021Date of Patent: November 7, 2023Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Shailendra Srinivas, Joseph D. Cali, Steven E. Turner
-
Patent number: 11652488Abstract: Techniques are provided for phase coherent frequency synthesis. An embodiment includes a first phase accumulator to accumulate a frequency control word (FCW) at a clocked rate to produce a first digital phase signal representing phase data corresponding to phase points on a first sinusoidal waveform. The embodiment also includes a second phase accumulator to produce an incrementing reference count at the clocked rate and multiply it by the FCW to produce a second digital phase signal representing phase data corresponding to phase points on a second sinusoidal waveform. The multiplication is performed in response to change in the FCW. The embodiment further includes a multiplexer to select between the first and second digital phase signals based on completion of the multiplication. The embodiment also includes a phase-to-amplitude converter to generate digital amplitude data corresponding to the phase points on a sinusoidal waveform associated with the selected digital phase signal.Type: GrantFiled: March 8, 2022Date of Patent: May 16, 2023Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Steven E. Turner, Joseph D. Cali
-
Publication number: 20220407524Abstract: A direct digital synthesizer (DDS) circuit. The circuit includes a first input to receive a first fixed frequency clock signal having a first frequency, a second input to receive a second fixed frequency clock signal having a second frequency lower than the first frequency, and an output to provide an output frequency that is based at least in part on a frequency control word (FCW). The DDS circuit may include a frequency correction circuit having a first input to receive the first clock signal, a second input to receive the second clock signal, and a third input to receive the FCW, and an output to provide a frequency error of the first clock signal, the frequency error determined using the second clock signal and FCW. Alternatively, or in addition to, the DDS circuit may include an all-digital phase lock loop to correct for frequency wander of the first clock signal.Type: ApplicationFiled: June 18, 2021Publication date: December 22, 2022Applicant: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Shailendra Srinivas, Joseph D. Cali, Steven E. Turner
-
Publication number: 20220278687Abstract: Techniques are provided for phase coherent frequency synthesis. An embodiment includes a first phase accumulator to accumulate a frequency control word (FCW) at a clocked rate to produce a first digital phase signal representing phase data corresponding to phase points on a first sinusoidal waveform. The embodiment also includes a second phase accumulator to produce an incrementing reference count at the clocked rate and multiply it by the FCW to produce a second digital phase signal representing phase data corresponding to phase points on a second sinusoidal waveform. The multiplication is performed in response to change in the FCW. The embodiment further includes a multiplexer to select between the first and second digital phase signals based on completion of the multiplication. The embodiment also includes a phase-to-amplitude converter to generate digital amplitude data corresponding to the phase points on a sinusoidal waveform associated with the selected digital phase signal.Type: ApplicationFiled: March 8, 2022Publication date: September 1, 2022Inventors: Steven E. Turner, Joseph D. Cali
-
Patent number: 11303287Abstract: Techniques are provided for phase coherent frequency synthesis. An embodiment includes a first phase accumulator to accumulate a frequency control word (FCW) at a clocked rate to produce a first digital phase signal representing phase data corresponding to phase points on a first sinusoidal waveform. The embodiment also includes a second phase accumulator to produce an incrementing reference count at the clocked rate and multiply it by the FCW to produce a second digital phase signal representing phase data corresponding to phase points on a second sinusoidal waveform. The multiplication is performed in response to change in the FCW. The embodiment further includes a multiplexer to select between the first and second digital phase signals based on completion of the multiplication. The embodiment also includes a phase-to-amplitude converter to generate digital amplitude data corresponding to the phase points on a sinusoidal waveform associated with the selected digital phase signal.Type: GrantFiled: March 1, 2021Date of Patent: April 12, 2022Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Steven E. Turner, Joseph D. Cali
-
Patent number: 11012079Abstract: A phase locked loop (PLL) control system includes a voltage-controlled oscillator (VCO) circuit including an inductor and a plurality of capacitors arranged in parallel with the inductor. Digitally enabling or disabling the capacitors in a thermometer coded manner via switches creates tuning states that provide additional frequency range, and each has a limited range of VCO frequency tuning. Slowly ramping the switched capacitance, by implementing the capacitor as a varactor, from one thermal code to the next, provides a wider continuous VCO frequency tuning range for use in the PLL. The slow transition between tuning states allows the PLL to remain in lock, useful under changing operating conditions. Specifically, under changing operating conditions, digital logic detects the PLL tuning control voltage approaching the edge of a VCO band and will add/reduce VCO capacitance effectively transitioning into the adjacent VCO band while the PLL maintains lock via its normal feedback loop.Type: GrantFiled: December 19, 2019Date of Patent: May 18, 2021Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Curtis M. Grens, Richard L. Harwood, Gary M. Madison
-
Patent number: 10840917Abstract: A clock alignment system includes a first clock generator generating a first clock signal in a first clock domain and a second clock generator generating a second clock signal in a second clock domain slower than the first clock domain. A coarse delay-locked loop (DLL) generates third clock signals having corresponding phase offsets from the first clock signal, and a fine DLL generates a fourth clock signal by adjusting the phase of a selected one of the third clock signals. The second clock generator generates the second clock signal from the fourth clock signal. A phase detector compares phases of the first and second clock signals. A control circuit aligns the first and second clock signals by using the compared phases to select the third clock signal output by the coarse DLL, and control the phase adjustment by the fine DLL of this third clock signal.Type: GrantFiled: December 9, 2019Date of Patent: November 17, 2020Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Curtis M. Grens, Richard L. Harwood, Gary M. Madison, James M. Meredith, Zachary D. Schottmiller, Randall M. White
-
Patent number: 10698441Abstract: A clock distribution and alignment system includes at least three clock generators, each including a clock receiver circuit to receive a first clock signal having a first frequency, and a clock divider circuit to divide the received first clock signal into a second clock signal having a second frequency lower than the first frequency, each of two or more of the clock generators further including a phase detector circuit to compare the phase of the second clock signal with the phase of the second clock signal for a next one of the clock generators, and a clock adjuster circuit to adjust the phase of the received first clock signal based on the compared phases of the second clock signals. In some cases, the clock adjuster circuit is further to align the phases of the second clock signals to within a predefined tolerance of each other.Type: GrantFiled: May 21, 2018Date of Patent: June 30, 2020Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Steven E. Turner
-
Patent number: 10637801Abstract: A signal routing circuit is disclosed which employs resistive combiners to reduce signal jitter. A signal routing circuit configured according to an embodiment comprises an input stage including a plurality of buffer circuits. Each of the buffer circuits is controlled by a selection signal to enable an input signal at an input port of the buffer circuit to generate an output signal at an output port of the buffer circuit. The signal routing circuit also includes a plurality of resistors to couple the output port of each of the buffer circuits of the input stage to a summing junction. The signal routing circuit further includes an output stage including an additional buffer circuit. The input port of the additional buffer circuit is coupled to the summing junction, and the output port of the additional buffer circuit is configured to provide the routed output signal based on the selection signals.Type: GrantFiled: April 26, 2018Date of Patent: April 28, 2020Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Mark D. Hickle, Joseph D. Cali, Lawrence J. Kushner
-
Publication number: 20190354134Abstract: A clock distribution and alignment system includes at least three clock generators, each including a clock receiver circuit to receive a first clock signal having a first frequency, and a clock divider circuit to divide the received first clock signal into a second clock signal having a second frequency lower than the first frequency, each of two or more of the clock generators further including a phase detector circuit to compare the phase of the second clock signal with the phase of the second clock signal for a next one of the clock generators, and a clock adjuster circuit to adjust the phase of the received first clock signal based on the compared phases of the second clock signals. In some cases, the clock adjuster circuit is further to align the phases of the second clock signals to within a predefined tolerance of each other.Type: ApplicationFiled: May 21, 2018Publication date: November 21, 2019Applicant: BAE SYSTEMS Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Steven E. Turner
-
Publication number: 20190334838Abstract: A signal routing circuit is disclosed which employs resistive combiners to reduce signal jitter. A signal routing circuit configured according to an embodiment comprises an input stage including a plurality of buffer circuits. Each of the buffer circuits is controlled by a selection signal to enable an input signal at an input port of the buffer circuit to generate an output signal at an output port of the buffer circuit. The signal routing circuit also includes a plurality of resistors to couple the output port of each of the buffer circuits of the input stage to a summing junction. The signal routing circuit further includes an output stage including an additional buffer circuit. The input port of the additional buffer circuit is coupled to the summing junction, and the output port of the additional buffer circuit is configured to provide the routed output signal based on the selection signals.Type: ApplicationFiled: April 26, 2018Publication date: October 31, 2019Applicant: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Mark D. Hickle, Joseph D. Cali, Lawrence J. Kushner
-
Patent number: 10404209Abstract: A temperature compensated crystal oscillator (TCXO) includes a crystal oscillator and a temperature sensor to provide a sensed temperature. A delay circuit has a selectable delay to delay the frequency compensation based on the sensed temperature. The delay compensates for a difference between when the temperature sensor reflects a change in temperature and when a frequency of a signal supplied by the crystal oscillator is affected by the change in temperature. The delay may be static or dynamic with respect to the current temperature sensed by the temperature sensor.Type: GrantFiled: September 8, 2016Date of Patent: September 3, 2019Assignee: Silicon Laboratories Inc.Inventors: Joseph D. Cali, Rajesh Thirugnanam, Rahul Shukla, Srisai R. Seethamraju
-
Patent number: 10164643Abstract: Hysteresis causes the temperature dependent frequency characteristic of the crystal of a crystal oscillator to be different when the temperature is rising from a previous colder state and when the temperature is falling from a hotter state. A rising temperature-to-frequency mapping polynomial and a falling temperature-to-frequency mapping polynomial are generated and their evaluations are weighted based on a current temperature and past temperature(s). The weighted evaluations are combined and used in temperature-based frequency compensation of the crystal oscillator.Type: GrantFiled: September 9, 2016Date of Patent: December 25, 2018Assignee: Silicon Laboratories Inc.Inventors: Srisai R. Seethamraju, Joseph D. Cali, Rajesh Thirugnanam, Richard J. Juhn
-
Publication number: 20180076819Abstract: Hysteresis causes the temperature dependent frequency characteristic of the crystal of a crystal oscillator to be different when the temperature is rising from a previous colder state and when the temperature is falling from a hotter state. A rising temperature-to-frequency mapping polynomial and a falling temperature-to-frequency mapping polynomial are generated and their evaluations are weighted based on a current temperature and past temperature(s). The weighted evaluations are combined and used in temperature-based frequency compensation of the crystal oscillator.Type: ApplicationFiled: September 9, 2016Publication date: March 15, 2018Inventors: Srisai R. Seethamraju, Joseph D. Cali, Rajesh Thirugnanam, Richard J. Juhn
-
Publication number: 20180069553Abstract: A temperature compensated crystal oscillator (TCXO) includes a crystal oscillator and a temperature sensor to provide a sensed temperature. A delay circuit has a selectable delay to delay the frequency compensation based on the sensed temperature. The delay compensates for a difference between when the temperature sensor reflects a change in temperature and when a frequency of a signal supplied by the crystal oscillator is affected by the change in temperature. The delay may be static or dynamic with respect to the current temperature sensed by the temperature sensor.Type: ApplicationFiled: September 8, 2016Publication date: March 8, 2018Inventors: Joseph D. Cali, Rajesh Thirugnanam, Rahul Shukla, Srisai R. Seethamraju
-
Patent number: 9900012Abstract: Frequency divider techniques are disclosed which can be used to address two problems: when an incorrect division occurs if the modulus control changes before the divide cycle is complete, and when an incorrect division occurs due to a boundary crossing (e.g., power-of-2 boundary crossing in a fractional-N PLL application). In one embodiment, a frequency divider is provided comprising a plurality of flip-flops operatively coupled to carry out division of an input frequency, and configured to generate a modulus output and receive a divided clock signal of a previous cell. An additional flip-flop is selectively clocked off one of the modulus output or the divided clock of the previous stage, depending at least in part on a Skip control signal applied to a data input of the additional flip-flop, and is further configured to selectively reset the plurality of flip-flops to a state that will result in a correct divide ratio.Type: GrantFiled: April 15, 2016Date of Patent: February 20, 2018Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Curtis M. Grens, Lawrence J. Kushner, Steven E. Turner
-
Patent number: 9748961Abstract: Techniques are disclosed for managing the timing between two asynchronous clocks. The techniques are particularly well-suited for synchronizing the reference clock with the divided clock in a phase coherent DSM PLL application, but can be more broadly applied to any application that includes a need for synchronizing a data bus across a clock boundary. In one example embodiment, the techniques are implemented in a retime word circuit operatively coupled between a DSM and the divide-by-N integer divider of a PLL application. The retime word circuit receives the divide word from the DSM and generates a retimed divide word that can be applied to the divider. The retime word circuit maintains the reference clock frequency throughput, and forces the divide word seen by the divider to change only at end of a given divide cycle.Type: GrantFiled: April 15, 2016Date of Patent: August 29, 2017Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Lawrence J. Kushner
-
Patent number: 9479185Abstract: A phase coherent fractional-N phase-locked loop synthesizer for maintaining phase coherence of a synthesized frequency includes a phase coherent delta-sigma modulator (DSM) having a plurality of feed-forward accumulator stages. The DSM is operatively coupled to a reference clock configured to generate a cyclical reference signal. The DSM configured to count a number of cycles of the reference signal, to cause, at each cycle of the reference signal, each of the stages of the DSM to accumulate a sum of a previous stage of the DSM, and to multiply each sum by a fractional divide word to produce a multiplier output, thereby causing the DSM to output a sequence of signals that tracks with the reference clock.Type: GrantFiled: December 14, 2015Date of Patent: October 25, 2016Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Steven E. Turner
-
Publication number: 20160308536Abstract: Frequency divider techniques are disclosed which can be used to address two problems: when an incorrect division occurs if the modulus control changes before the divide cycle is complete, and when an incorrect division occurs due to a boundary crossing (e.g., power-of-2 boundary crossing in a fractional-N PLL application). In one embodiment, a frequency divider is provided comprising a plurality of flip-flops operatively coupled to carry out division of an input frequency, and configured to generate a modulus output and receive a divided clock signal of a previous cell. An additional flip-flop is selectively clocked off one of the modulus output or the divided clock of the previous stage, depending at least in part on a Skip control signal applied to a data input of the additional flip-flop, and is further configured to selectively reset the plurality of flip-flops to a state that will result in a correct divide ratio.Type: ApplicationFiled: April 15, 2016Publication date: October 20, 2016Applicant: BAE Systems Information and Electronic Systems Int egration Inc.Inventors: JOSEPH D. CALI, CURTIS M. GRENS, LAWRENCE J. KUSHNER, STEVEN E. TURNER
-
Patent number: 9450595Abstract: Techniques are provided for a switched output digital to analog converter employing an N-path cascode output switch. An example system may include a plurality of cascode transistors coupled in parallel to an output stage of a current mode digital to analog converter (DAC) circuit. The system may also include a plurality of control ports, each of the control ports coupled to a gate of one of the cascode transistors. The system may further include a plurality of output ports, each output port coupled to one of the cascode transistors. The cascode transistors are configured to switch the output stage of the DAC to the output port of the transistor in response to a routing control signal applied to the control port of the transistor. The cascode transistors are High Electron Mobility Transistors (HEMT) fabricated from Gallium Nitride.Type: GrantFiled: December 3, 2015Date of Patent: September 20, 2016Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Joseph D. Cali, Lawrence J. Kushner, Steven E. Turner