Patents by Inventor Joseph H. Hassoun
Joseph H. Hassoun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6744274Abstract: A programmable logic core (PLC) can be integrated into custom ICS such as ASICs and SOCs. An example PLC for integration into a custom IC includes a Multi Scale Array (MSA) that consists of an array of configurable ALUs, an Application Circuit Interface (ACI) that provides signal interface between the MSA and application circuitry, and a PLC Adapter that initiates and loads the PLC configuration data and interfaces.Type: GrantFiled: July 26, 2002Date of Patent: June 1, 2004Assignee: Stretch, Inc.Inventors: Jeffrey M. Arnold, Rafael C. Camarota, Joseph H. Hassoun, Charle' R. Rupp
-
Patent number: 6587534Abstract: A delay lock loop uses a clock phase shifter with a delay line to synchronize a reference clock signal with a skewed clock signal. The delay line is coupled to a reference input terminal of the delay lock loop and generates a delayed clock signal that is provided to the clock phase shifter. The clock phase shifter generates one or more phase-shifted clock signals from the delayed clock signal. An output generator coupled to the delay line, the clock phase shifter, and an output terminal of the delay lock loop provides either the delayed clock signal or one of the phase-shifted clock signals as an output clock signal of the delayed lock loop. The propagation delay of the delay line is set to synchronize the reference clock signal with the skewed clock signal, which is received on a feedback input terminal of the delay lock loop. A phase detector compares the reference clock signal and the skewed clock signal to determine the appropriate propagation delay.Type: GrantFiled: June 26, 2001Date of Patent: July 1, 2003Assignee: Xilinx, Inc.Inventors: Joseph H. Hassoun, F. Erich Goetting, John D. Logue
-
Publication number: 20030112032Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: January 15, 2003Publication date: June 19, 2003Applicant: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6525565Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: GrantFiled: January 12, 2001Date of Patent: February 25, 2003Assignee: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Publication number: 20020175704Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: January 12, 2001Publication date: November 28, 2002Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6487648Abstract: A programmable logic device (PLD) implementing an SDRAM controller is provided. The configurable logic of the PLD forms an interface between the system and the SDRAM, as well as a state machine to operate the controller and the interface. In this manner, many functions of the SDRAM controller can be selectively controlled and easily changed by reprogramming the PLD. The configurable logic of the PLD also forms a state machine to operate the controller and the interface. In accordance with the present invention, dedicated circuits of the PLD optimize performance of the SDRAM controller. These dedicated circuits include two delay locked loops (DLLs) which eliminate skew between the system clock, a global clock in the PLD, and the SDRAM clock.Type: GrantFiled: December 15, 1999Date of Patent: November 26, 2002Assignee: Xilinx, Inc.Inventor: Joseph H. Hassoun
-
Publication number: 20010033630Abstract: A delay lock loop uses a clock phase shifter with a delay line to synchronize a reference clock signal with a skewed clock signal. The delay line is coupled to a reference input terminal of the delay lock loop and generates a delayed clock signal that is provided to the clock phase shifter. The clock phase shifter generates one or more phase-shifted clock signals from the delayed clock signal. An output generator coupled to the delay line, the clock phase shifter, and an output terminal of the delay lock loop provides either the delayed clock signal or one of the phase-shifted clock signals as an output clock signal of the delayed lock loop. The propagation delay of the delay line is set to synchronize the reference clock signal with the skewed clock signal, which is received on a feedback input terminal of the delay lock loop.Type: ApplicationFiled: June 26, 2001Publication date: October 25, 2001Applicant: Xilinx, Inc.Inventors: Joseph H. Hassoun, F. Erich Goetting, John D. Logue
-
Patent number: 6289068Abstract: A delay lock loop uses a clock phase shifter with a delay line to synchronize a reference clock signal with a skewed clock signal. The delay line is coupled to a reference input terminal of the delay lock loop and generates a delayed clock signal that is provided to the clock phase shifter. The clock phase shifter generates one or more phase-shifted clock signals from the delayed clock signal. An output generator coupled to the delay line, the clock phase shifter, and an output terminal of the delay lock loop provides either the delayed clock signal or one of the phase-shifted clock signals as an output clock signal of the delayed lock loop. The propagation delay of the delay line is set to synchronize the reference clock signal with the skewed clock signal, which is received on a feedback input terminal of the delay lock loop. A phase detector compares the reference clock signal and the skewed clock signal to determine the appropriate propagation delay for the delay line.Type: GrantFiled: June 22, 1998Date of Patent: September 11, 2001Assignee: Xilinx, Inc.Inventors: Joseph H. Hassoun, F. Erich Goetting, John D. Logue
-
Patent number: 6204710Abstract: A precision trim circuit for a tuneable delay line is provided. The precision trim circuit provides delays greater than the base delay of the tuneable delay line. By using larger delays than conventional trim circuits, the precision trim circuit of the present invention can use components that react to process and environmental variations in the same manner as the components of the tuneable delay line. Specifically, one embodiment of the precision trim circuit comprises a first delay element providing a delay greater than or equal to the base delay of the tuneable delay line. The precision trim circuit also comprises a second delay element providing a greater delay than the first delay element. A multiplexer coupled to the first delay element and the second delay element is used to select the amount of delay provided by the precision trim circuit. Other embodiments include additional delay elements providing varying delay values.Type: GrantFiled: June 22, 1998Date of Patent: March 20, 2001Assignee: Xilinx, Inc.Inventors: F. Erich Goetting, Paul G. Hyland, Joseph H. Hassoun
-
Patent number: 6061418Abstract: A variable clock divider circuit is provided. The variable clock divider circuit receives an input clock signal and generates an output clock signal having an output clock frequency that is less than the input clock frequency of the input clock signal. In one embodiment, a controller generates a rising-edge control signal and a falling-edge control signal. An output generator drives rising edges on the output clock signal in response to active edges on the rising-edge control signal. Conversely, the output generator drives falling edges on the output clock signal in response to active edges on the falling-edge control signal. The frequency of the rising-edge control signal and the frequency of the falling-edge control signal are variable. Common settings for the frequency of the rising-edge control signal and the falling-edge control signal include the frequency of the input clock signal divided by an integer.Type: GrantFiled: June 22, 1998Date of Patent: May 9, 2000Assignee: Xilinx, Inc.Inventor: Joseph H. Hassoun
-
Patent number: 5995967Abstract: A linked list structure in a computing system includes a first entry and additional entries. Each additional entry includes a link reference to a prior entry in the linked list. The link reference for each additional entry all are stored within a content addressable memory. Each additional entry is accessible by performing a content search using the link reference to the prior entry. The linked list is traversed by accessing the first entry in the linked list. A second entry in the linked list is accessed by searching the content addressable memory with an index of the first entry. A third entry in the linked list is accessed by searching the content addressable memory with an index of the second entry.Type: GrantFiled: October 18, 1996Date of Patent: November 30, 1999Assignee: Hewlett-Packard CompanyInventors: Sorin Iacobovici, William R. Bryg, Joseph H. Hassoun
-
Patent number: 5148516Abstract: A CRT computer terminal is presented. The need for a master processor is eliminated by designing a CRT controller to initialize a slave processor. The slave processor accesses a random access memory (RAM) in which is stored instructions which the processor executes. Upon initialization of the computer terminal, the CRT controller reads instructions to be executed by the slave processor from a non-volatile read-only memory (ROM). The instructions are transferred from the CRT controller to the slave processor. The slave processor stores the instructions in the random access memory. Each instruction, at the proper time, may then retrieved and executed by the slave processor.Type: GrantFiled: August 30, 1988Date of Patent: September 15, 1992Assignee: Hewlett-Packard CompanyInventor: Joseph H. Hassoun