Patents by Inventor Joseph Jelemensky
Joseph Jelemensky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6725346Abstract: A data processing system includes an embedded controller (100) having a core (102), a system bus, nonvolatile memory (104), and random access memory (RAM) (106). The RAM (104) has a non-overlay region (108) and an overlay region (110). The overlay region (110) may be divided into a plurality of partitions. Partitions of the overlay region (110) may be used as general purpose memory when they are not being used as overlay regions.Type: GrantFiled: April 4, 2000Date of Patent: April 20, 2004Assignee: Motorola, Inc.Inventors: Guruswamy Ganesh, Surendra P. Bhattarai, Wallace B. Harwood, III, Gary L. Miller, Joseph Jelemensky
-
Patent number: 5717851Abstract: Existing chip select comparator logic (42) is used to compare a portion of the address value with a range of chip select addresses to provide a match signal for use by both the chip select logic (70) and a breakpoint logic circuit (50.x). The match signal is generated by the chip select logic circuit and is reused by the breakpoint logic circuit to perform a different and distinct function. By using the match signal and a breakpoint enable bit, the breakpoint logic circuit selectively asserts a breakpoint signal. Subsequently, a central processing unit (12) receives the breakpoint signal and initiates a breakpoint exception operation to determine whether the breakpoint condition is met and whether further action should be taken.Type: GrantFiled: August 15, 1994Date of Patent: February 10, 1998Assignee: Motorola, Inc.Inventors: Oded Yishay, Joseph Jelemensky
-
Patent number: 5623687Abstract: Data processor (10) configures internal circuitry during execution of a reset operation in response a logic state of a Mode Select signal. If an external bus control (44) determines the Mode Select signal is in a first logic state, configuration data is provided from a mask register (40). The data is transferred to a plurality of configuration registers (50) and, subsequently, to a remaining portion of data processor (10). If the Mode Select signal is in a second logic state, configuration data is provided from a plurality of bus terminals (48). The data is transferred to the plurality of configuration registers (50). The contents of the plurality of configuration registers (50) are transferred to bus interface unit (42) which subsequently transfers the data to a remaining portion of data processor (10).Type: GrantFiled: June 26, 1995Date of Patent: April 22, 1997Assignee: MotorolaInventors: Oded Yishay, Joseph Jelemensky, Jeffrey D. Quinn, Daniel W. Pechonis
-
Patent number: 5606715Abstract: A mask programmable register (40) determines a default configuration of a data processor during a reset operation. The default configuration is driven to a plurality of external integrated circuit pins (48) of the data processor with weak drivers (528, 534, 540, 546). Then, on an individual pin basis, an external user (11) may choose to allow each integrated circuit pin to remain in a default state or be drive with an external configuration value. When the external user chooses to allow the integrated circuit pin to remain in the default state, an internal default configuration data value provided by the internal mask programmable register is output by the integrated circuit pin. Conversely, when the external user chooses to override the default state, the user may drive the external configuration value to the integrated circuit pin using an external data source.Type: GrantFiled: April 29, 1996Date of Patent: February 25, 1997Assignee: Motorola Inc.Inventors: Oded Yishay, Daniel W. Pechonis, Joseph Jelemensky
-
Patent number: 5574894Abstract: An integrated circuit terminal of a data processing system (10) is used to communicate multiplexed signals with an external device. During a reset operation in which a reset signal is asserted, a desired internal clock signal is driven to the integrated circuit terminal such that an emulation system (52) may use the internal clock signal to synchronize an emulation operation. After the reset signal is negated, the emulation system synthesizes the internal clock signal for use during emulation. External visibility of a write operation to a register which controls pertinent signal parameters is provided via other integrated circuit terminals when the data processor operates in an emulation mode. The external visibility allows the development system to make similar changes to corresponding signal parameters therein. Therefore, the development system is able to accurately synchronize an emulation operation even when signal parameters are modified during operation.Type: GrantFiled: November 3, 1994Date of Patent: November 12, 1996Assignee: Motorola, Inc.Inventors: Alexander L. Iles, Joseph Jelemensky, Oded Yishay
-
Patent number: 5566322Abstract: Method and apparatus for performing read accesses from a counter (40) while avoiding the large rollover error that may occur when the counter (40) is read using more than one read access cycle. In one embodiment, the present invention monitors the most significant bit of the lower portion (44) of counter (40) for a transition indicating that a rollover has taken place. If a rollover has not occurred, read accesses take place in the normal manner. However, if a rollover has occurred during the latency period between a read access from the upper portion (42) of counter (40) and a corresponding read access from the lower portion (44) of counter (40), the read access from the lower portion (44) is inhibited and a default value is placed on the bus (36) instead.Type: GrantFiled: November 19, 1993Date of Patent: October 15, 1996Assignee: Motorola Inc.Inventors: Daniel W. Pechonis, Joseph Jelemensky, Oded Yishay, John B. Waite
-
Patent number: 5548794Abstract: A data processor (10) and method which provides show-cycles on a fast multiplexed bus (28) using two distinct modes of operation. A first mode of operation supports a standard show-cycle on a multiplexed bus for interface to a passive device such as a logic analyzer (100). A second mode of operation supports emulation tools (100) with real-time tracking of control functions using a multiplexed bus. During each of the modes of operation of the data processor (10), both read and write show cycles are supported and are consistently provided in a similar format.Type: GrantFiled: December 5, 1994Date of Patent: August 20, 1996Assignee: Motorola, Inc.Inventors: Oded Yishay, Joseph Jelemensky, Alexander L. Iles
-
Patent number: 5483660Abstract: Method and apparatus for performing multiplexed and non-multiplexed bus cycles in a data processing system (10). The present invention allows a data processing system (10) to switch from multiplexed bus cycles to non-multiplexed bus cycles, and vice-versa, without requiring the data processing system (10) to be reset. In one embodiment of the present invention, a single user programmable control bit (90) is used to select whether an external bus cycle will be multiplexed or non-multiplexed. In more complex embodiments of the present invention, the ability to switch between multiplexed external bus cycles and non-multiplexed external bus cycles may be achieved by way of a plurality of user programmable register fields (96, 100, 102, and 104) located in registers 44. The plurality of user programmable register fields (96, 100, 102, and 104) may be associated with one or more chip select signals.Type: GrantFiled: November 29, 1993Date of Patent: January 9, 1996Assignee: Motorola Inc.Inventors: Oded Yishay, Joseph Jelemensky, Ann E. Harwood, Javier Saldana
-
Patent number: 5263168Abstract: A data processing system (10), comprised of a central processing unit (14) and a memory system (16), has an efficient initialization operation. The memory system (16) provides a bus interface unit (20) to automatically determine whether the system (10) should execute an initialization operation or function in a normal mode of operation. The memory system (16) begins execution of the initialization operation of the system (10) in response to both a logic value of a reset signal and a value of an address transferred by an address bus. The memory system (16) automatically terminates execution of the initialization operation in response to the value of the address transferred by the address bus.Type: GrantFiled: June 3, 1991Date of Patent: November 16, 1993Assignee: Motorola, Inc.Inventors: Thomas R. Toms, Joseph Jelemensky, Hubert G. Carson, Jr., Mark R. Heene
-
Patent number: 4975882Abstract: A memory has a programmable circuit which allows a user to select an amount of redundancy the memory has varying from zero percent to one-hundred percent. A received address is compared by the circuit with a redundancy percentage control signal to determine if the address falls within a redundant portion of the memory. If so, a redundancy enable signal is asserted to allow the memory to utilize the redundant circuitry.Type: GrantFiled: October 30, 1989Date of Patent: December 4, 1990Assignee: Motorola, Inc.Inventors: Clinton C. K. Kuo, Ernest A. Carter, Joseph Jelemensky
-
Patent number: 4958277Abstract: A serial peripheral interface achieves compatibility with devices having previous such interfaces while singificantly reducing the amount of intervention required on the part of the controlling data processing device. Many serial transfers are written to a memory by the controlling device together with command and control information. The interface then executes the stored, or queued, transfers autonomously. Features such as programmable transfer length, programmable chip selects, an alterable queue pointer, and others contribute to the flexibility and usefulness of the interface.Type: GrantFiled: April 21, 1989Date of Patent: September 18, 1990Assignee: Motorola, Inc.Inventors: Susan C. Hill, Joseph Jelemensky, Mark R. Heene, Stanley E. Groves, Daniel N. DeBrito
-
Patent number: 4816996Abstract: A serial peripheral interface achieves compatibility with devices having previous such interfaces while significantly reducing the amount of intervention required on the part of the controlling data processing device. Many serial transfers are written to a memory by the controlling device together with command and control information. The interface then executes the stored, or queued, transfers autonomously. Features such as programmable transfer length, programmable chip selects, an alterable queue pointer, and others contribute to the flexibility and usefulness of the interface.Type: GrantFiled: July 24, 1987Date of Patent: March 28, 1989Assignee: Motorola, Inc.Inventors: Susan C. Hill, Joseph Jelemensky, Mark R. Heene