Patents by Inventor Joseph M. Khayat
Joseph M. Khayat has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10778034Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: GrantFiled: December 3, 2018Date of Patent: September 15, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Publication number: 20190103765Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: ApplicationFiled: December 3, 2018Publication date: April 4, 2019Inventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Patent number: 10181754Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: GrantFiled: June 6, 2016Date of Patent: January 15, 2019Assignee: Texas Instruments IncorporatedInventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Publication number: 20160352146Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: ApplicationFiled: June 6, 2016Publication date: December 1, 2016Inventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Patent number: 9362755Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: GrantFiled: September 30, 2014Date of Patent: June 7, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Patent number: 9294082Abstract: An integrated circuit including a high-voltage n-channel MOS power transistor, a high-voltage n-channel MOS blocking transistor, a high-voltage n-channel MOS reference transistor, and a voltage comparator, configured to provide an overcurrent signal if drain current through the power transistor in the on state exceeds a predetermined value. The power transistor source node is grounded. The blocking transistor drain node is connected to the power transistor drain node. The blocking transistor source node is coupled to the comparator non-inverting input. The reference transistor drain node is fed by a current source and is connected to the comparator inverting input. The reference transistor gate node is coupled to a gate node of the power transistor. The comparator output provides the overcurrent signal. A process of operating the integrated circuit is disclosed.Type: GrantFiled: October 17, 2014Date of Patent: March 22, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph M. Khayat, Marie Denison
-
Publication number: 20150171935Abstract: A primary side wireless power transmitter inductively couplable to a secondary side wireless power receiver for supplying power to the wireless power receiver for receiving communications from the secondary side wireless power receiver through the inductive coupling comprises a primary side tank circuit receiving a signal on from the secondary side wireless power receiver. A phase delay or time delay circuit generates a fixed delay clock signal. A sample and hold circuit samples a tank circuit voltage utilizing the fixed phase or time delayed clock signal. A comparator is coupled to an output of the sample and hold circuit for extracting data or commands from the signal stream. A method of operating a primary side wireless transmitter inductively coupled to a secondary side wireless power receiver for supplying power to the wireless power receiver to power a load coupled to the receiver is also disclosed.Type: ApplicationFiled: September 30, 2014Publication date: June 18, 2015Inventors: Ashish Khandelwal, Joseph M. Khayat, Yipeng Su, Robert A. Neidorff, Bharath B. Kannan
-
Publication number: 20150102841Abstract: An integrated circuit including a high-voltage n-channel MOS power transistor, a high-voltage n-channel MOS blocking transistor, a high-voltage n-channel MOS reference transistor, and a voltage comparator, configured to provide an overcurrent signal if drain current through the power transistor in the on state exceeds a predetermined value. The power transistor source node is grounded. The blocking transistor drain node is connected to the power transistor drain node. The blocking transistor source node is coupled to the comparator non-inverting input. The reference transistor drain node is fed by a current source and is connected to the comparator inverting input. The reference transistor gate node is coupled to a gate node of the power transistor. The comparator output provides the overcurrent signal. A process of operating the integrated circuit is disclosed.Type: ApplicationFiled: October 17, 2014Publication date: April 16, 2015Inventors: Joseph M. Khayat, Marie Denison
-
Patent number: 8890579Abstract: An integrated circuit including a high-voltage n-channel MOS power transistor, a high-voltage n-channel MOS blocking transistor, a high-voltage n-channel MOS reference transistor, and a voltage comparator, configured to provide an overcurrent signal if drain current through the power transistor in the on state exceeds a predetermined value. The power transistor source node is grounded. The blocking transistor drain node is connected to the power transistor drain node. The blocking transistor source node is coupled to the comparator non-inverting input. The reference transistor drain node is fed by a current source and is connected to the comparator inverting input. The reference transistor gate node is coupled to a gate node of the power transistor. The comparator output provides the overcurrent signal. A process of operating the integrated circuit is disclosed.Type: GrantFiled: July 20, 2012Date of Patent: November 18, 2014Assignee: Texas Instruments IncorporatedInventors: Joseph M. Khayat, Marie Denison
-
Publication number: 20140021983Abstract: An integrated circuit including a high-voltage n-channel MOS power transistor, a high-voltage n-channel MOS blocking transistor, a high-voltage n-channel MOS reference transistor, and a voltage comparator, configured to provide an overcurrent signal if drain current through the power transistor in the on state exceeds a predetermined value. The power transistor source node is grounded. The blocking transistor drain node is connected to the power transistor drain node. The blocking transistor source node is coupled to the comparator non-inverting input. The reference transistor drain node is fed by a current source and is connected to the comparator inverting input. The reference transistor gate node is coupled to a gate node of the power transistor. The comparator output provides the overcurrent signal. A process of operating the integrated circuit is disclosed.Type: ApplicationFiled: July 20, 2012Publication date: January 23, 2014Applicant: Texas Instruments IncorporatedInventors: Joseph M. Khayat, Marie Denison
-
Patent number: 8044644Abstract: An over-current condition is detected in a synchronous DC-DC converter by sampling and holding a measured load current value. The load current is sampled while a low-side transistor is ON and then held when the low-side transistor is OFF. The held value is compared to a threshold value while the low-side transistor is OFF. The comparison occurs during the portion of the cycle when the low-side transistor is OFF so that a comparator has sufficient time in which to detect the over-current condition, even in high duty cycle applications.Type: GrantFiled: April 3, 2009Date of Patent: October 25, 2011Assignee: Texas Instruments IncorporatedInventors: Jin-Biao Huang, Joseph M. Khayat, Fei Ma
-
Publication number: 20100253296Abstract: An over-current condition is detected in a synchronous DC-DC converter by sampling and holding a measured load current value. The load current is sampled while a low-side transistor is ON and then held when the low-side transistor is OFF. The held value is compared to a threshold value while the low-side transistor is OFF. The comparison occurs during the portion of the cycle when the low-side transistor is OFF so that a comparator has sufficient time in which to detect the over-current condition, even in high duty cycle applications.Type: ApplicationFiled: April 3, 2009Publication date: October 7, 2010Applicant: Texas Instruments IncorporatedInventors: Jin-Biao Huang, Joseph M. Khayat, Fei Ma
-
Patent number: 5886487Abstract: A motor-winding driver circuit includes a high-side double-diffused metal-oxide-semiconductor (DMOS) field-effect transistor (FET) connected between a direct-current (DC) power supply node and a driver output node, and a low-side DMOS FET connected between the driver output node and ground. A high-side drive circuit and a low-side drive circuit regulate the driver output voltage to prevent a parasitic bipolar PNP transistor in the high-side FET from conducting, so that latchup is avoided. A parasitic N+/P-substrate diode in the low-side FET is also prevented from conducting. The low-side and high-side driver circuits have additional circuitry causing them to act as active clamp circuits during extreme over- or under-voltage conditions. A body-switching circuit connects the body of the high-side DMOS FET to the driver output node during normal operation, and connects the body to the DC supply node when the driver output voltage exceeds the DC source voltage.Type: GrantFiled: April 28, 1998Date of Patent: March 23, 1999Assignee: Unitrode CorporationInventors: Joseph M. Khayat, Jeffrey D. Putsch
-
Patent number: 5532626Abstract: An off-line controller circuit having a line voltage detector and a switched current bootstrap circuit. The controller receives current from the line and provides a drive signal for controlling the switch(es) of an off-line converter. The line voltage detector establishes a voltage proportional to the line voltage in response to a portion of the received line current. The proportional voltage is compared to a reference voltage to provide a control signal for inhibiting the drive signal when the proportional voltage is less than the reference voltage, indicating that the line voltage is less than a predetermined level. The switched current bootstrap circuit limits a bootstrap current provided to the controller supply voltage from the converter output in accordance with current shunted to ground by a supply voltage clamp.Type: GrantFiled: February 6, 1995Date of Patent: July 2, 1996Assignee: Unitrode CorporationInventor: Joseph M. Khayat
-
Patent number: 5493235Abstract: An inverter circuit having a readily programmable and stable threshold voltage and low propagation delay. An input stage of the inverter includes a pair of transistors, a first one adapted to receive an input signal for inversion and being disposed in a first current path and a second one being disposed in a second current path. The input stage further comprises a third transistor connected in series with the first transistor and receiving a bias voltage. The first, second, and third transistors are all of the same type; i.e., all NMOS or all PMOS. An output stage of the inverter includes a PMOS transistor and an NMOS transistor having interconnected drain terminals at which an inverted output signal is provided. The threshold voltage about which the output signal transitions is a function of the bias voltage and characteristics of the first, second, and third transistors in the input stage.Type: GrantFiled: September 14, 1994Date of Patent: February 20, 1996Assignee: Unitrode CorporationInventor: Joseph M. Khayat
-
Patent number: 5451860Abstract: A bandgap reference voltage circuit adapted for low current applications. A reference voltage is provided as a function of the difference between the V.sub.be voltages of a pair of bipolar transistors scaled by a ratio of the resistances of a pair of MOS transistors, to provide a predetermined reference voltage level. For a given reference voltage circuit size, use of the pair of MOS transistors achieves a low reference current in an integrated circuit, the size of which is far less than that implemented with conventional resistors. Alternatively, for a given reference current, the MOS transistor scaling provides a smaller reference circuit than is otherwise achievable.Type: GrantFiled: May 21, 1993Date of Patent: September 19, 1995Assignee: Unitrode CorporationInventor: Joseph M. Khayat
-
Patent number: 5336942Abstract: A Schmitt trigger circuit that has a separate HI bias circuit, a separate LO bias circuit, and a trigger circuit that includes HI and LO sections that respectively match the circuitry in the HI and LO bias circuits. HI and LO threshold signals are applied to locations in the HI and LO bias circuits that correspond to an input terminal for the trigger circuit, while particular nodes in the bias circuits are connected to corresponding locations in the trigger circuit to set up matching signal levels when the trigger input equals either the HI or the LO threshold levels. The bias circuits include negative feedback paths which inhibit errors due to process, temperature or supply voltage variations, while switching set points are applied to the bias circuits and reflected to the trigger circuit to set the output voltage at a desired level that corresponds to an intermediate point in the switching transition.Type: GrantFiled: August 12, 1992Date of Patent: August 9, 1994Assignee: Western Digital (Singapore) Pty, Ltd.Inventor: Joseph M. Khayat