Patents by Inventor Joseph M. Richards

Joseph M. Richards has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12208526
    Abstract: Pick quality determination is disclosed, including: using a pressure meter to sense a pressure associated with an airflow through a gripper mechanism of a diverting mechanism over time during a pick operation on a target object; storing the sensed pressure associated with the airflow through the gripper mechanism over time as a pressure sequence associated with the pick operation on the target object; and correlating the pressure sequence with representative pressure sequences associated with corresponding pick quality types to determine whether the pick operation on the target object was successful or not.
    Type: Grant
    Filed: August 11, 2023
    Date of Patent: January 28, 2025
    Assignee: AMP Robotics Corporation
    Inventors: Matthew Stanton, Jacob Fitzgerald, Jeffrey Stenberg, Jason M. Calaiaro, Carter J. Schultz, John C. McCoy, Jr., Kevin Taylor, Brian J. Leach, Peter March, Joseph M. Castagneri, Brendan Edward Richards
  • Patent number: 12112423
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: July 31, 2023
    Date of Patent: October 8, 2024
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Publication number: 20240062451
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: July 31, 2023
    Publication date: February 22, 2024
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 11715254
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: February 11, 2022
    Date of Patent: August 1, 2023
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Publication number: 20220215614
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: February 11, 2022
    Publication date: July 7, 2022
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 11282262
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: December 18, 2020
    Date of Patent: March 22, 2022
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Publication number: 20210142548
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: December 18, 2020
    Publication date: May 13, 2021
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 10902667
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: May 8, 2020
    Date of Patent: January 26, 2021
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Publication number: 20200273234
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: May 8, 2020
    Publication date: August 27, 2020
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 10657700
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: November 1, 2017
    Date of Patent: May 19, 2020
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 10255105
    Abstract: Methods and architectures for coordinating the operation of a plurality of processing units in a parallel computing architecture wherein each processing unit is configured to process work elements of dynamically generated work groups using a resource (e.g. memory) associated with the work group. The method includes requesting a resource (associated with one of the work groups) from a main storage for use by a first processing unit which causes the resource to be stored in a temporary storage (e.g.
    Type: Grant
    Filed: April 11, 2017
    Date of Patent: April 9, 2019
    Assignee: Imagination Technologies Limited
    Inventors: Steven J. Clohset, Luke T. Peterson, Joseph M. Richards
  • Publication number: 20180293099
    Abstract: Methods and architectures for coordinating the operation of a plurality of processing units in a parallel computing architecture wherein each processing unit is configured to process work elements of dynamically generated work groups using a resource (e.g. memory) associated with the work group. The method includes requesting a resource (associated with one of the work groups) from a main storage for use by a first processing unit which causes the resource to be stored in a temporary storage (e.g.
    Type: Application
    Filed: April 11, 2017
    Publication date: October 11, 2018
    Inventors: Steven J. Clohset, Luke T. Peterson, Joseph M. Richards
  • Publication number: 20180061112
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: November 1, 2017
    Publication date: March 1, 2018
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 9830734
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Grant
    Filed: March 7, 2016
    Date of Patent: November 28, 2017
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Publication number: 20160260193
    Abstract: Ray tracing systems have computation units (“RACs”) adapted to perform ray tracing operations (e.g. intersection testing). There are multiple RACs. A centralized packet unit controls the allocation and testing of rays by the RACs. This allows RACs to be implemented without Content Addressable Memories (CAMs) which are expensive to implement, but the functionality of CAMs can still be achieved by implemented them in the centralized controller.
    Type: Application
    Filed: March 7, 2016
    Publication date: September 8, 2016
    Inventors: Joseph M. Richards, Luke T. Peterson, Steven J. Clohset
  • Patent number: 9407578
    Abstract: Aspects relate to arbitrating access to an interconnect among multiple ports. For example, input ports receive requests for access to identified destination ports and buffer these in one or more FIFOs. A picker associated with respective FIFO(s) begins an empty arbitration packet that includes a location for each output port and fills one or more locations in the packet, such as based on a prioritization scheme. Each packet is passed in a ring to another picker, which performs a fill that does not conflict with previously filled locations in that packet. Each picker has an opportunity to place requests in each of the packets. Results of the arbitration are dispatched to reorder buffers associated with respective output ports and used to schedule the interconnect. Each arbitration cycle thus produces a set of control information for an interconnect to be used in subsequent data transfer steps.
    Type: Grant
    Filed: March 12, 2013
    Date of Patent: August 2, 2016
    Assignee: Imagination Technologies Limited
    Inventors: Joseph M. Richards, Jason Rupert Redgrave, Steven John Clohset
  • Publication number: 20140269760
    Abstract: Aspects relate to arbitrating access to an interconnect among multiple ports. For example, input ports receive requests for access to identified destination ports and buffer these in one or more FIFOs. A picker associated with respective FIFO(s) begins an empty arbitration packet that includes a location for each output port and fills one or more locations in the packet, such as based on a prioritization scheme. Each packet is passed in a ring to another picker, which performs a fill that does not conflict with previously filled locations in that packet. Each picker has an opportunity to place requests in each of the packets. Results of the arbitration are dispatched to reorder buffers associated with respective output ports and used to schedule the interconnect. Each arbitration cycle thus produces a set of control information for an interconnect to be used in subsequent data transfer steps.
    Type: Application
    Filed: March 12, 2013
    Publication date: September 18, 2014
    Applicant: CAUSTIC GRAPHICS, INC.
    Inventors: Joseph M. Richards, Jason Rupert Redgrave, Steven John Clohset
  • Patent number: 7535112
    Abstract: The invention includes a semiconductor construction having a wire bonding region associated with a metal-containing layer, and having radiation-imageable material over the metal-containing layer. The radiation-imageable material can be configured as a multi-level pattern having a first topographical region with a first elevational height and a second topographical region with a second elevational height above the first elevational height. The second topographical region can be laterally displaced from the bonding region by at least a lateral width of the first topographical region, with said lateral width being at least about 10 microns. Additionally, or alternatively, the elevational height of the second topographical region can be at least about 2 microns above the elevational height of the first topographical region.
    Type: Grant
    Filed: October 20, 2006
    Date of Patent: May 19, 2009
    Assignee: Micron Technology, Inc.
    Inventors: John Aiton, Joseph M. Richards, J. Brett Rolfson, John M. Drynan
  • Patent number: 7517786
    Abstract: The invention includes a semiconductor construction having a wire bonding region associated with a metal-containing layer, and having radiation-imageable material over the metal-containing layer. The radiation-imageable material can be configured as a multi-level pattern having a first topographical region with a first elevational height and a second topographical region with a second elevational height above the first elevational height. The second topographical region can be laterally displaced from the bonding region by at least a lateral width of the first topographical region, with said lateral width being at least about 10 microns. Additionally, or alternatively, the elevational height of the second topographical region can be at least about 2 microns above the elevational height of the first topographical region.
    Type: Grant
    Filed: June 28, 2006
    Date of Patent: April 14, 2009
    Assignee: Micron Technology, Inc.
    Inventors: John Aiton, Joseph M. Richards, J. Brett Roltson, John M. Drynan
  • Patent number: 7262123
    Abstract: The invention includes a semiconductor construction having a wire bonding region associated with a metal-containing layer, and having radiation-imageable material over the metal-containing layer. The radiation-imageable material can be configured as a multi-level pattern having a first topographical region with a first elevational height and a second topographical region with a second elevational height above the first elevational height. The second topographical region can be laterally displaced from the bonding region by at least a lateral width of the first topographical region, with said lateral width being at least about 10 microns. Additionally, or alternatively, the elevational height of the second topographical region can be at least about 2 microns above the elevational height of the first topographical region.
    Type: Grant
    Filed: July 29, 2004
    Date of Patent: August 28, 2007
    Assignee: Micron Technology, Inc.
    Inventors: John Aiton, Joseph M. Richards, J. Brett Rolfson, John M. Drynan