Patents by Inventor Joseph O. Smith
Joseph O. Smith has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11957893Abstract: A neuromodulation therapy is delivered via at least one electrode implanted subcutaneously and superficially to a fascia layer superficial to a nerve of a patient. In one example, an implantable medical device is deployed along a superficial surface of a deep fascia tissue layer superficial to a nerve of a patient. Electrical stimulation energy is delivered to the nerve through the deep fascia tissue layer via implantable medical device electrodes.Type: GrantFiled: August 25, 2020Date of Patent: April 16, 2024Assignee: Medtronic, Inc.Inventors: Brad C. Tischendorf, John E. Kast, Thomas P. Miltich, Gordon O. Munns, Randy S. Roles, Craig L. Schmidt, Joseph J. Viavattine, Christian S. Nielsen, Prabhakar A. Tamirisa, Anthony M. Chasensky, Markus W. Reiterer, Chris J. Paidosh, Reginald D. Robinson, Bernard Q. Li, Erik R. Scott, Phillip C. Falkner, Xuan K. Wei, Eric H. Bonde, David A. Dinsmoor, Duane L. Bourget, Forrest C M Pape, Gabriela C. Molnar, Joel A. Anderson, Michael J. Ebert, Richard T. Stone, Shawn C. Kelley, Stephen J. Roddy, Timothy J. Denison, Todd V. Smith
-
Patent number: 11957894Abstract: A neuromodulation therapy is delivered via at least one electrode implanted subcutaneously and superficially to a fascia layer superficial to a nerve of a patient. In one example, an implantable medical device is deployed along a superficial surface of a deep fascia tissue layer superficial to a nerve of a patient. Electrical stimulation energy is delivered to the nerve through the deep fascia tissue layer via implantable medical device electrodes.Type: GrantFiled: August 25, 2020Date of Patent: April 16, 2024Assignee: Medtronic, Inc.Inventors: Anthony M. Chasensky, Bernard Q. Li, Brad C. Tischendorf, Chris J. Paidosh, Christian S. Nielsen, Craig L. Schmidt, David A. Dinsmoor, Duane L. Bourget, Eric H. Bonde, Erik R. Scott, Forrest C M Pape, Gabriela C. Molnar, Gordon O. Munns, Joel A. Anderson, John E. Kast, Joseph J. Viavattine, Markus W. Reiterer, Michael J. Ebert, Phillip C. Falkner, Prabhakar A. Tamirisa, Randy S. Roles, Reginald D. Robinson, Richard T. Stone, Shawn C. Kelley, Stephen J. Roddy, Thomas P. Miltich, Timothy J. Denison, Todd V. Smith, Xuan K. Wei
-
Patent number: 11925465Abstract: Uroflowmeters and methods for processing data generated therefrom are disclosed. In one aspect, the uroflowmeter is a handheld device. The uroflowmeter includes a handle, a flow chamber coupled to the handle, and a sensor associated with the flow chamber that detects a parameter of urine received in the flow chamber. The uroflowmeter may include both reusable and disposable components. As a uroflowmeter it can identify and record data corresponding to the rate of flow over the measured duration of a void of urine, but may also timestamp the voiding act and communicate the data to an external data collection center for additional analysis and incorporation into a comprehensive voiding report or voiding diary.Type: GrantFiled: March 8, 2019Date of Patent: March 12, 2024Assignee: ClearTrac Technologies, LLCInventors: Brent Laing, John Green, Paul R. Johnson, Robert John Smith, Robert Edwin Schneider, Magnus Hargis, Elise Geolat Edson, Elizabeth A. O'Brien, Joseph L. Kapushion
-
Patent number: 8916742Abstract: An engineered designed article providing multi-directional support. Portions of three or more overlapping, circular-like bodies are integrated on a flexible planar membrane into products, such as bandages, headgear, tool handles, lumbar pillows, backpacks, cervical supports, and back supports, to offer a multi-directional, (360° quadrant) support or pressure-concentrating area, to enhance specific support at the medial, lateral, inferior and/or superior part of a body part. The article can be made of material that is waterproof, acts as a shock absorber, and provides multi-directional support. Medicaments can be infused into the pressure-concentrating area of the support or into the membrane itself. An aperture for accepting IV needles is also provided.Type: GrantFiled: November 10, 2010Date of Patent: December 23, 2014Inventor: Joseph O. Smith
-
Publication number: 20120136313Abstract: An engineered designed article providing multi-directional support. Portions of three or more overlapping, circular-like bodies are integrated on a flexible planar membrane into products, such as bandages, headgear, tool handles, lumbar pillows, backpacks, cervical supports, and back supports, to offer a multi-directional, (360° quadrant) support or pressure-concentrating area, to enhance specific support at the medial, lateral, inferior and/or superior part of a body part. The article can be made of material that is waterproof, acts as a shock absorber, and provides multi-directional support. Medicaments can be infused into the pressure-concentrating area of the support or into the membrane itself. An aperture for accepting IV needles is also provided.Type: ApplicationFiled: November 10, 2010Publication date: May 31, 2012Inventor: Joseph O. Smith
-
Patent number: 7468288Abstract: The invention includes a die-level opto-electronic device with a semiconductor die and a photonic device including a conductive structure formed in the die away from the edges of the die. The conductive structure is electrically connected to the photonic device. The device also includes an optically transparent laminate attached to overlay the photonic device. The invention also comprises a semiconductor wafer with a plurality of photonic devices exposed on a first surface and a plurality of conductive structures being exposed on a second surface opposing the first surface. The conductive structures are electrically connected to the photonic devices which are overlaid with an optically transparent laminate. The invention further includes methods of forming die-level opto-electronic devices and semiconductor wafers.Type: GrantFiled: July 5, 2006Date of Patent: December 23, 2008Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 7405100Abstract: Packages of semiconductor devices with non-opaque covers and methods for making the packages. The invention allows an encapsulant to be used with a non-opaque cover. By ensuring the cover is attached to a die in such a way as to expose bonding pads while sealing in the imaging portion of the die, the die can be electrically connected to a substrate and then encapsulated. Since the imaging portion is sealed, the encapsulant cannot get underneath the glass. By ensuring the encapsulant is not filled beyond the glass, encapsulant cannot get over the glass either.Type: GrantFiled: December 8, 2005Date of Patent: July 29, 2008Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Anatomically configured design for pressure support, comfort, protection of a joint and or body part
Publication number: 20080021361Abstract: Our geometric devices “best mode” is made of an elastic-like material which can offer multi-directional support as opposed to the majority of the competition in which the support is limited to the material used rather than the design or integration of design and material. These competitive products systematically offer no more support and protection in the area of focus than in the area of non-focus, unless they have various materials, elastic or metal stays, holes and/or straps. Our revolutionary membrane of three, four or more overlapping circular like bodies (in part or whole) are integrated into our products to offer a multi-directional, 360° quadrant support, which may enhance specific support at the medial, lateral, inferior and/or superior part of the joint or body fitted part to assist the individual in reaching his or her optimal performance while offering protection, support, comfort and performance.Type: ApplicationFiled: July 19, 2006Publication date: January 24, 2008Inventor: Joseph O. Smith -
Patent number: 7171745Abstract: An apparatus and method for force mounting semiconductor packages onto printed circuit boards without the use of solder. The apparatus includes a substrate, a first integrated circuit die mounted onto the substrate, a housing configured to house the first integrated circuit die mounted onto the substrate, and a force mechanism configured to force mount the housing including the integrated circuit die and substrate onto a printed circuit board. The method includes mounting a first integrated circuit die onto a first surface of a substrate, housing the first integrated circuit die mounted onto the substrate in a housing, and using a force mechanism to force mount the housing including the first integrated circuit die mounted on the substrate onto a printed circuit board. According to various embodiments, the force mechanism includes one of the following types of force mechanisms clamps, screws, bolts, adhesives, epoxy, or Instrument housings or heat stakes.Type: GrantFiled: September 30, 2004Date of Patent: February 6, 2007Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 7144800Abstract: Multichip packages and methods for making same. The present invention generally allows for either the back of a flipchip, the back of a mother die, or both to be exposed in a multichip package. When the mother die is connected to the package contacts, the back of the flip chip is higher than the electrical connections. Accordingly, the back of the flip chip can be exposed. Furthermore, if a temporary tape substrate is used with a leadframe panel that does not have a die attach pad, the package can be even thinner. Once the temporary tape substrate is removed, both the back of the flipchip and the back of the mother die will be exposed from the encapsulant.Type: GrantFiled: July 13, 2004Date of Patent: December 5, 2006Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 7098518Abstract: In one embodiment of the invention, a die-level opto-electronic device comprises a semiconductor die having edges and a photonic device exposed on a first surface. The device includes a conductive structure formed in the die and away from the edges of the die, the conductive structure being exposed on a second surface of the die that opposes the first surface, wherein the conductive structure is electrically connected to the photonic device. The device also includes an optically transparent laminate attached to the first surface so as to overlay the photonic device. In another embodiment of the invention, a semiconductor wafer comprises a substrate having a plurality of photonic devices exposed on a first surface.Type: GrantFiled: August 27, 2003Date of Patent: August 29, 2006Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 7012282Abstract: An optical integrated circuit application where the integrated circuit is packaged in a clear molding material and is attached to a printed circuit board having an aperture is described. The integrated circuit senses and/or emits light through the clear molding material and through the aperture in the printed circuit board.Type: GrantFiled: November 14, 2003Date of Patent: March 14, 2006Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 7002241Abstract: Packages of semiconductor devices with non-opaque covers and methods for making the packages. The invention allows an encapsulant to be used with a non-opaque cover. By ensuring the cover is attached to a die in such a way as to expose bonding pads while sealing in the imaging portion of the die, the die can be electrically connected to a substrate and then encapsulated. Since the imaging portion is sealed, the encapsulant cannot get underneath the glass. By ensuring the encapsulant is not filled beyond the glass, encapsulant cannot get over the glass either.Type: GrantFiled: February 12, 2003Date of Patent: February 21, 2006Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 6984866Abstract: Semiconductor devices and methods for making semiconductor devices. The present invention allows a flip chip assembly to be used with an optical semiconductor device. The optical semiconductor flip chip is positioned over a hole in a PCB such that the imaging area of the optical semiconductor flip chip faces the hole. The hole allows the imaging area to be unobstructed by the PCB. Underfill material can be prevented from going into the hole by erecting a barrier on top of the PCB that surrounds the hole.Type: GrantFiled: March 17, 2003Date of Patent: January 10, 2006Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith, Matthew D. Penry
-
Patent number: 6936929Abstract: Multichip packages and methods for making same. The present invention generally allows for either the back of a flipchip, the back of a mother die, or both to be exposed in a multichip package. When the mother die is connected to the package contacts, the back of the flip chip is higher than the electrical connections. Accordingly, the back of the flip chip can be exposed. Furthermore, if a temporary tape substrate is used with a leadframe panel that does not have a die attach pad, the package can be even thinner. Once the temporary tape substrate is removed, both the back of the flipchip and the back of the mother die will be exposed from the encapsulant.Type: GrantFiled: March 17, 2003Date of Patent: August 30, 2005Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 6888228Abstract: In one aspect of the invention, a lead frame panel suitable for use in packaging an array of integrated circuits is described. The lead frame panel includes a matrix of tie bars that extend in substantially perpendicular rows and columns to define a two dimensional array of immediately adjacent device areas separated only by the tie bars. Each device area is suitable for use in an independent integrated circuit package and includes a die attach pad and a plurality of conductive contacts. In another aspect of the invention, a panel assembly suitable for use in simultaneously packaging a multiplicity of integrated circuits is described. The panel assembly includes a lead frame panel formed from a conductive sheet. The lead frame panel is patterned to define at least one two dimensional array of adjacent device areas. Each device area is suitable for use as part of an independent integrated circuit package and including a die and a plurality of contacts positioned around and electrically connected to the die.Type: GrantFiled: July 25, 2000Date of Patent: May 3, 2005Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Publication number: 20040259288Abstract: Multichip packages and methods for making same. The present invention generally allows for either the back of a flipchip, the back of a mother die, or both to be exposed in a multichip package. When the mother die is connected to the package contacts, the back of the flip chip is higher than the electrical connections. Accordingly, the back of the flip chip can be exposed. Furthermore, if a temporary tape substrate is used with a leadframe panel that does not have a die attach pad, the package can be even thinner. Once the temporary tape substrate is removed, both the back of the flipchip and the back of the mother die will be exposed from the encapsulant.Type: ApplicationFiled: July 13, 2004Publication date: December 23, 2004Applicant: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 6823582Abstract: An apparatus and method for force mounting semiconductor packages onto printed circuit boards without the use of solder. The apparatus includes a substrate, a first integrated circuit die mounted onto the substrate, a housing configured to house the first integrated circuit die mounted onto the substrate, and a force mechanism configured to force mount the housing including the integrated circuit die and substrate onto a printed circuit board. The method includes mounting a first integrated circuit die onto a first surface of a substrate, housing the first integrated circuit die mounted onto the substrate in a housing, and using a force mechanism to force mount the housing including the first integrated circuit die mounted on the substrate onto a printed circuit board. According to various embodiments, the force mechanism includes one of the following types of force mechanisms clamps, screws, bolts, adhesives, epoxy, or Instrument housings or heat stakes.Type: GrantFiled: August 2, 2002Date of Patent: November 30, 2004Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: 6710246Abstract: A package, a method of making and a method of assembly of packages for semiconductor chips are disclosed. The package includes a die attach pad on which a semiconductor die is mounted. A lead is electrically connected to the semiconductor die which is encapsulated in packaging material. The lead is exposed at opposed sides of the package. Exposing the lead on both sides of the package allows the package to be stacked or assembled so that the leads of adjacent pairs of packages are in electrical contact. Making the semiconductor packages includes forming a piece of electrically conductive material into a die attach pad and at least one lead associated with the die attach pad. A semiconductor die is mounted on the die attach pad and an electrical connection is made between the semiconductor die and the lead. The package is formed by encapsulation with the lead exposed on opposite sides of the package.Type: GrantFiled: August 2, 2002Date of Patent: March 23, 2004Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith
-
Patent number: RE39854Abstract: A method for producing chip scale IC packages includes the step of mounting a lead frame panel on a temporary support fixture in order to provide support and protection during the manufacturing process. An embodiment of the temporary support fixture includes a sheet of sticky tape secured to a rigid frame. The rigid frame maintains tension in the sheet of sticky tape to provide a stable surface to which the lead frame panel can be affixed. Installation of IC chips and encapsulation in protective casings is performed as in conventional IC package manufacturing. If encapsulant material is to be dispensed over the IC chips, an encapsulant dam can be formed around the lead frame panel to contain the flow of encapsulant material. The temporary support fixture can be used in any IC package manufacturing process in which lead frames require supplemental support.Type: GrantFiled: September 27, 2002Date of Patent: September 25, 2007Assignee: National Semiconductor CorporationInventors: Shahram Mostafazadeh, Joseph O. Smith