Patents by Inventor Joseph S. Shor
Joseph S. Shor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7256438Abstract: A capacitor including a first active layer capacitively coupled to a second active layer, the second active layer being capacitively coupled to a third layer, the third layer being capacitively coupled to a fourth layer, wherein an anode of the capacitor is connected to one of the first and second active layers, and a cathode of the capacitor is connected to the other one of the first and second active layers, and wherein the third layer is left floating. The fourth layer may be connected to a supply voltage, such as but not limited to, ground.Type: GrantFiled: June 8, 2004Date of Patent: August 14, 2007Assignee: Saifun Semiconductors LtdInventors: Joseph S. Shor, Eduardo Maayan, Yoram Betser
-
Patent number: 7190212Abstract: Circuitry including a BGREF (bandgap voltage reference) comparator including a plurality of MOS transistors that compare a resistor divided supply voltage to a function of at least two process parameter voltages.Type: GrantFiled: June 8, 2004Date of Patent: March 13, 2007Assignee: Saifun Semiconductors LtdInventors: Joseph S. Shor, Yoram Betser, Yair Sofer
-
Patent number: 7148739Abstract: A charge pump stage comprising a pulse train which injects energy into a gate of a charge transfer transistor of the charge pump stage, wherein a modified output of the pulse train is input to a bulk of the charge transfer transistor such that a bulk voltage of the charge transfer transistor is raised to a level not greater than the minimum of a source voltage and a drain voltage of that charge transfer transistor. A method for operating the charge pump stage is also disclosed.Type: GrantFiled: December 19, 2002Date of Patent: December 12, 2006Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Eduardo Maayan
-
Patent number: 6922099Abstract: Circuitry including a voltage regulator including a first stage and a second stage, wherein an output of the first stage is coupled to an input of the second stage, wherein current of the second stage is mirrored through a current path to a current mirror driver, the current mirror driver adapted to perform a first Class AB action including at least one of sourcing and sinking current from a voltage supply VPP, wherein an output of the current mirror driver is connected to an output of the voltage regulator, and a first circuit connected to the current path and adapted to sample current in the current path, wherein during steady state current in the current path, the first circuit provides negligible current to the output of the voltage regulator, and during transient current conditions, the first circuit performs a second Class AB action complementary to the first Class AB action including at least one of sinking and sourcing current from the voltage supply VPP.Type: GrantFiled: October 21, 2003Date of Patent: July 26, 2005Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Yoram Betser
-
Patent number: 6906966Abstract: A discharge device comprising a transistor configured as a source follower, a capacitance load to be discharged connected via a switch to a source terminal of the source follower, a reference voltage connected to a gate terminal of the source follower, and a current load element connected to a drain terminal of the source follower.Type: GrantFiled: June 16, 2003Date of Patent: June 14, 2005Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Yan Polansky
-
Patent number: 6885244Abstract: An operational amplifier comprising an inverting stage transistor that drives current to an output of the operational amplifier through a current path, and an auxiliary transistor that adds transient current to the current path and which remains dormant under steady-state conditions.Type: GrantFiled: March 24, 2003Date of Patent: April 26, 2005Assignee: Saifun Semiconductors Ltd.Inventor: Joseph S. Shor
-
Patent number: 6864739Abstract: A method for operating a charge pump, the method including biasing a bulk of a charge pump stage so as to reduce body effect without forward biasing diodes of the charge pump stage.Type: GrantFiled: December 22, 2003Date of Patent: March 8, 2005Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Eduardo Maayan, Yan Polansky
-
Patent number: 6842383Abstract: According to some embodiments of the present invention, a non-volatile memory cell may be operated using a charge pump circuit. The charge pump circuit may be adapted to output a first and second voltage level, and the charge pump circuit may be connected to a first circuit segment, including a select transistor associated with the memory cell, through a switch. When the charge pump circuit is outputting power at the first voltage level, the switch may be conducting and the select transistor line may be charged. When the charge pump circuit is outputting power at the second voltage level, the switch may be opened and a second circuit segment, including a bit line associated with the memory cell, may be charged.Type: GrantFiled: January 30, 2003Date of Patent: January 11, 2005Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Avri Harush, Shai Eisen
-
Publication number: 20040252555Abstract: A discharge device comprising a transistor configured as a source follower, a capacitance load to be discharged connected via a switch to a source terminal of the source follower, a reference voltage connected to a gate terminal of the source follower, and a current load element connected to a drain terminal of the source follower.Type: ApplicationFiled: June 16, 2003Publication date: December 16, 2004Inventors: Joseph S. Shor, Yan Polansky
-
Publication number: 20040233771Abstract: A circuit including a reference element adapted to provide a reference current and having a control terminal and a first terminal, there being a voltage (Vct) between the control terminal and the first terminal of the reference element, and a plurality of series-connected stack elements, each the stack element including a first terminal connected to a first voltage, and a control terminal connected to a second terminal, the stack elements being adapted to receive at least one of the reference current and a multiple of the reference current, the stack elements and the reference element being matched such that a voltage between the control terminal and the first terminal of at least one of the stack elements is generally the same as Vct.Type: ApplicationFiled: July 1, 2004Publication date: November 25, 2004Inventors: Joseph S. Shor, Eduardo Maayan
-
Publication number: 20040189385Abstract: An operational amplifier comprising an inverting stage transistor that drives current to an output of the operational amplifier through a current path, and an auxiliary transistor that adds transient current to the current path and which remains dormant under steady-state conditions.Type: ApplicationFiled: March 24, 2003Publication date: September 30, 2004Inventor: Joseph S. Shor
-
Patent number: 6791396Abstract: A circuit including a reference element adapted to provide a reference current and having a control terminal and a first terminal, there being a voltage (Vct) between the control terminal and the first terminal of the reference element, and a plurality of series-connected stack elements, each the stack element including a first terminal connected to a first voltage, and a control tern connected to a second terminal, the stack elements being adapted to receive at least one of the reference current and a multiple of the reference current, the stack elements and the reference element being matched such that a voltage between the control terminal and the first terminal of at least one of the stack elements is generally the same as Vct.Type: GrantFiled: October 24, 2001Date of Patent: September 14, 2004Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Eduardo Maayan
-
Publication number: 20040151034Abstract: According to some embodiments of the present invention, a non-volatile memory cell may be operated using a charge pump circuit. The charge pump circuit may be adapted to output a first and second voltage level, and the charge pump circuit may be connected to a first circuit segment, including a select transistor associated with the memory cell, through a switch. When the charge pump circuit is outputting power at the first voltage level, the switch may be conducting and the select transistor line may be charged. When the charge pump circuit is outputting power at the second voltage level, the switch may be opened and a second circuit segment, including a bit line associated with the memory cell, may be charged.Type: ApplicationFiled: January 30, 2003Publication date: August 5, 2004Inventors: Joseph S. Shor, Avri Harush, Shai Eisen
-
Publication number: 20040130385Abstract: A method for operating a charge pump, the method including biasing a bulk of a charge pump stage so as to reduce body effect without forward biasing diodes of the charge pump stage.Type: ApplicationFiled: December 22, 2003Publication date: July 8, 2004Inventors: Joseph S. Shor, Eduardo Maayan, Yan Polansky
-
Publication number: 20040119525Abstract: A charge pump stage comprising a pulse train which injects energy into a gate of a charge transfer transistor of the charge pump stage, wherein a modified output of the pulse train is input to a bulk of the charge transfer transistor such that a bulk voltage of the charge transfer transistor is raised to a level not greater than the minimum of a source voltage and a drain voltage of that charge transfer transistor. A method for operating the charge pump stage is also disclosed.Type: ApplicationFiled: December 19, 2002Publication date: June 24, 2004Inventors: Joseph S. Shor, Eduardo Maayan
-
Patent number: 6677805Abstract: A method for operating a charge pump, the method including biasing a bulk of a charge pump stage so as to reduce body effect without forward biasing diodes of the charge pump stage.Type: GrantFiled: April 5, 2001Date of Patent: January 13, 2004Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Eduardo Maayan, Yan Polansky
-
Publication number: 20030076159Abstract: A circuit including a reference element adapted to provide a reference current and having a control terminal and a first terminal, there being a voltage (Vct) between the control terminal and the first terminal of the reference element, and a plurality of series-connected stack elements, each the stack element including a first terminal connected to a first voltage, and a control tern connected to a second terminal, the stack elements being adapted to receive at least one of the reference current and a multiple of the reference current, the stack elements and the reference element being matched such that a voltage between the control terminal and the first terminal of at least one of the stack elements is generally the same as Vct.Type: ApplicationFiled: October 24, 2001Publication date: April 24, 2003Inventors: Joseph S. Shor, Eduardo Maayan
-
Publication number: 20020145464Abstract: A method for operating a charge pump, the method including biasing a bulk of a charge pump stage so as to reduce body effect without forward biasing diodes of the charge pump stage.Type: ApplicationFiled: April 5, 2001Publication date: October 10, 2002Inventors: Joseph S. Shor, Eduardo Maayan, Yan Polansky
-
Patent number: 6034001Abstract: A method for selective conductivity etching of a silicon carbide (SiC) semiconductor includes forming a p-type SiC layer on a substrate layer, forming an n-type SiC layer on the p-type SiC layer, and photoelectrochemically etching selected portions of the n-type SiC layer by applying a bias voltage to the n-type SiC layer in a hydrofluoric acid (HF) solution while exposing the layer to a pattern of UV light. The bias potential is selected so that the n-type SiC layer will photo-corrode and the p-type SiC layer will be inert and act as an etch stop. The light pattern exposure of the n-type SiC layer may be done by applying a photolithographic mask to the layer, by projecting a collimated light beam through a patterned mask, or by scanning with a focused micrometer-sized laser beam on the semiconductor surface.Type: GrantFiled: February 17, 1994Date of Patent: March 7, 2000Assignee: Kulite Semiconductor Products, Inc.Inventors: Joseph S. Shor, Anthony D. Kurtz, David Goldstein
-
Patent number: 5597738Abstract: A method for fabricating a single crystal silicon on insulator material by forming oxidized layers underneath epi islands without damaging the surface quality of the silicon. In an illustrative embodiment, an epitaxial layer of p-type silicon is grown on a substrate of n-type silicon. A plurality of islands are defined from the epitaxial layer. A semiconductor device is fabricated from one of the p-islands by electrochemically anodizing a region of the substrate beneath that p-island, which p-island can be used to fabricate a selected semiconductor device. If n-type material is required for device fabrication, a device layer of n-type silicon can be grown on the surface of a p-islands and that p-island can be anodized and oxidized to form the insulating layer between the device layer and substrate. In this manner, MOS transistors and other devices may be fabricated for operation at temperatures of up to 500.degree. C.Type: GrantFiled: March 6, 1995Date of Patent: January 28, 1997Assignee: Kulite Semiconductor Products, Inc.Inventors: Anthony D. Kurtz, Joseph S. Shor, Alexander A. Ned