Patents by Inventor Juan-Yuan Wu
Juan-Yuan Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6562731Abstract: A method for forming dielectric layers is described. Wiring lines are formed on a provided semiconductor substrate. Spacers are formed on the sidewalls of the wiring lines. A liner layer is formed on the wiring lines and on the spacers by a first HDPCVD step, such as unbiased, unclamped HDPCVD. A dielectric layer is formed on the liner layer to cover the wiring lines and to fill gaps between the wiring lines by a second HDPCVD step.Type: GrantFiled: January 2, 2001Date of Patent: May 13, 2003Assignee: United Microelectronics Corp.Inventors: Chih-Chien Liu, Juan-Yuan Wu, Water Lur
-
Publication number: 20030087590Abstract: A planarization method that utilizes a chemical-mechanical polishing operation. In the polishing operation, a first slurry for polishing a metallic layer is first employed to remove a greater portion of the metallic layer. Next, a second slurry for polishing a dielectric layer and having properties very similar to the metal-polishing slurry is added and mixed together with the slurry for polishing a metallic layer so that the polishing rate for the dielectric layer is increased. Consequently, metallic residues remaining on the dielectric layer are removed, and a planar dielectric layer is obtained at the same time.Type: ApplicationFiled: November 4, 2002Publication date: May 8, 2003Inventors: Ming-Sheng Yang, Kuen-Jian Chen, Juan-Yuan Wu, Water Lur
-
Publication number: 20030056191Abstract: A method of designing an active region pattern with a shifted dummy pattern, wherein an integrated circuit having an original active region pattern thereon is provided. The original active region pattern is expanded with a first parameter of line width to obtain a first pattern. By subtracting the first pattern, a second pattern is obtained. A dummy pattern which comprises an array of a plurality of elements is provided. By shifting the elements, a shifted dummy pattern is obtained. The second pattern and the shifted dummy pattern are combined, so that an overlapped region thereof is extracted as a combined dummy pattern. The combined dummy pattern is expanded with a second parameter of line width, so that a resultant dummy pattern is obtained. The resultant dummy pattern is added to the first pattern, so that the active region pattern with a shifted dummy pattern is obtained.Type: ApplicationFiled: October 30, 2002Publication date: March 20, 2003Inventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Patent number: 6486040Abstract: A method of chemical-mechanical polishing for forming a shallow trench isolation is disclosed. A substrate having a number of active regions, including a number of relative large active regions and a number of relative small active regions, is provided. The method comprises the following steps. A silicon nitride layer on the substrate is first formed. A number of shallow trenches are formed between the active regions. An oxide layer is formed over the substrate, so that the shallow trenches are filled with the oxide layer. A partial reverse active mask is formed on the oxide layer. The partial rever active mask has an opening at a central part of each relative large active region. The opening exposes a portion of the oxide layer. The opening has at least a dummy pattern. The oxide layer on the central part of each large active region is removed to expose the silicon nitride layer. The partial reverse active mask is removed. The oxide layer is planarized to expose the silicon nitride layer.Type: GrantFiled: November 20, 2001Date of Patent: November 26, 2002Assignee: United Microelectronics CorporationInventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Publication number: 20020146914Abstract: A N2O in-situ steam generation (N2O-ISSG) process for forming an ultra-thin nitrided oxide layer is provided. The N2O-ISSG process includes placing a silicon substrate in a process chamber, and then introducing a gas mixture comprising N2O and H2 into the process chamber at a pressure lower than 10 torr. Thereafter, heating the surface of the silicon substrate to a predetermined temperature about 800˜1100° C. to cause growth of a nitrided silicon dioxide layer on the heated surface of the silicon substrate. The nitrided silicon dioxide layer has nitrogen with a content about 1˜5 atomic %.Type: ApplicationFiled: April 6, 2001Publication date: October 10, 2002Inventors: Kuo-Tai Huang, Juan-Yuan Wu
-
Patent number: 6448159Abstract: A method of chemical-mechanical polishing for forming a shallow trench isolation is disclosed. A substrate having a number of active regions, including a number of relative large active regions and a number of relative small active regions, is provided. The method comprises the following steps. A silicon nitride layer on the substrate is first formed. A number of shallow trenches are formed between the active regions. An oxide layer is formed over the substrate, so that the shallow trenches are filled with the oxide layer. A partial reverse active mask is formed on the oxide layer. The partial rever active mask has an opening at a central part of each relative large active region. The opening exposes a portion of the oxide layer. The opening has at least a dummy pattern. The oxide layer on the central part of each large active region is removed to expose the silicon nitride layer. The partial reverse active mask is removed. The oxide layer is planarized to expose the silicon nitride layer.Type: GrantFiled: October 19, 2000Date of Patent: September 10, 2002Assignee: United Microelectronics CorporationInventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Publication number: 20020094493Abstract: A method of forming a partial reverse active mask. A mask pattern comprising a large active region pattern with an original dimension and a small active region pattern is provided. The large active region pattern and the small active region pattern are shrunk until the small active region pattern disappears. The large active region pattern enlarged to a dimension slightly smaller than the original dimension.Type: ApplicationFiled: November 21, 2001Publication date: July 18, 2002Inventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Publication number: 20020037629Abstract: A method of chemical-mechanical polishing for forming a shallow trench isolation is disclosed. A substrate having a number of active regions, including a number of relative large active regions and a number of relative small active regions, is provided. The method comprises the following steps. A silicon nitride layer on the substrate is first formed. A number of shallow trenches are formed between the active regions. An oxide layer is formed over the substrate, so that the shallow trenches are filled with the oxide layer. A partial reverse active mask is formed on the oxide layer. The partial rever active mask has an opening at a central part of each relative large active region. The opening exposes a portion of the oxide layer. The opening has at least a dummy pattern. The oxide layer on the central part of each large active region is removed to expose the silicon nitride layer. The partial reverse active mask is removed. The oxide layer is planarized to expose the silicon nitride layer.Type: ApplicationFiled: November 20, 2001Publication date: March 28, 2002Inventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Patent number: 6362101Abstract: A method for chemical mechanical polishing a component includes providing an oxide layer and forming at least one via through the oxide layer. A tungsten layer is formed within the via and over the oxide layer. A first chemical mechanical polishing step is carried out on a polishing pad using a first slurry having an oxidizing component and having a pH of approximately 2 to approximately 4 to remove the tungsten layer from over the oxide layer. A second chemical mechanical polishing step is carried out on the polishing pad using a second slurry having a pH of approximately 2 to approximately 4 to polish scratches out of the oxide layer.Type: GrantFiled: November 24, 1997Date of Patent: March 26, 2002Assignee: United Microelectronics Corp.Inventors: Ming-Sheng Yang, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Publication number: 20020031726Abstract: A method of photolithography. An anti-reflective coating is formed on the conductive layer. An nitrogen plasma treatment is performed. A photo-resist layer is formed and patterned on the anti-reflective coating. The conductive layer is defined. The photo-resist layer is removed. The anti-reflective layer is removed by using phosphoric acid.Type: ApplicationFiled: April 5, 2001Publication date: March 14, 2002Inventors: Kevin Hsieh, Chih-Yung Lin, Chih-Hsiang Hsiao, Juan-Yuan Wu, Water Lur
-
Publication number: 20020025689Abstract: A chemical-mechanical polishing method utilizes a shallow dummy pattern for planarizing a dielectric layer. The method includes the steps of first forming a shallow dummy pattern on the dielectric layer, and then coating a patterned photoresist layer over the dielectric layer. Thereafter, the photoresist layer is used as a mask to form openings in other areas of the dielectric layer. Subsequently, the photoresist layer is removed to expose the shallow dummy pattern, and then a glue/barrier layer and a conductive layer are sequentially deposited. Next, a chemical-mechanical polishing operation is carried out to remove excess conductive layer and glue/barrier layer above the dielectric layer as well as the shallow dummy pattern at the same time. Since the removal rate of glue/barrier layer in each area above the dielectric layer is about the same, a planar substrate surface is obtained.Type: ApplicationFiled: February 20, 2001Publication date: February 28, 2002Inventors: Ming-Sheng Yang, Yimin Huang, Juan-Yuan Wu, Water Lur
-
Patent number: 6344408Abstract: A method for improving non-uniformity of chemical mechanical polishing by over coating layer is disclosed. The essential point of the invention is that an over coating layer is formed over a surface before the surface is planarized by a chemical mechanical polishing process. Note that polishing rate of the over coating layer must be less than the polishing rate of the surface, where the ratio of polishing rate is called as selectivity. Because the topography of the surface is not uniform, the topography of the over coating layer also is non-uniform and then the polishing probability in different parts of the over coating layer is different. Obviously, when the over coating layer on the higher area part of the surface is totally consumed, these are residual over coating layer on the lower area part of the surface. Thus, over polishing in the lower area part is prevented by residual over coating layer.Type: GrantFiled: April 22, 1999Date of Patent: February 5, 2002Assignee: United Microelectronics Corp.Inventors: Hsueh-Chung Chen, Ming-Sheng Yang, Juan-Yuan Wu, Water Lur
-
Patent number: 6337279Abstract: A method of fabricating a shallow trench isolation in semiconductor substrate comprises a densification process after performing chemical-mechanical polishing on an isolation plug. Thus, the isolation plug can prevent micro-scratches from forming deep scratches. Therefore, shorts arising from the micro-scratches do not happen.Type: GrantFiled: December 17, 1998Date of Patent: January 8, 2002Assignee: United Microelectronics Corp.Inventors: Chao-Yuan Huang, Juan-Yuan Wu, Water Lur
-
Publication number: 20020001919Abstract: A method of forming a partial reverse active mask. A mask pattern comprising a large active region pattern with an original dimension and a small active region pattern is provided. The large active region pattern and the small active region pattern are shrunk until the small active region pattern disappears. The large active region pattern enlarged to a dimension slightly smaller than the original dimension.Type: ApplicationFiled: August 21, 2001Publication date: January 3, 2002Applicant: United Microelectronics Corp.Inventors: Coming Chen, Juan-Yuan Wu, Water Lur
-
Patent number: 6319814Abstract: A method for fabricating dual damascene is to form an undoped silicate glass (USG) liner before forming a fluorinated silicate glass (FSG) layer which serves as an inter-metal dielectric (IMD) layer on a semiconductor substrate. As a result, the surface sensitivity is eliminated, while a FSG layer with a more uniform thickness and a higher reliability is obtained. In addition, the USG liner increases the adhesion between the FSG layer and other material layers, while no particles are easily formed thereon.Type: GrantFiled: October 12, 1999Date of Patent: November 20, 2001Assignee: United Microelectronics Corp.Inventors: Cheng-Yuan Tsai, Chih-Chien Liu, Juan-Yuan Wu
-
Patent number: 6319861Abstract: A method for improving the quality of a deposited layer over a silicon substrate in a selective deposition where the silicon substrate has a native oxide layer thereon. A plasma reaction using a halogen compound as a reactive agent is performed so that the native oxide layer is transformed into a silicon halide layer and then removed at low pressure. A layer of the desired material is formed over the native oxide free silicon substrate surface by selective deposition.Type: GrantFiled: May 2, 2000Date of Patent: November 20, 2001Assignee: United Microelectronics Corp.Inventors: Hsueh-Hao Shih, Alan Cheng, Juan-Yuan Wu
-
Patent number: 6313028Abstract: A method of fabricating a dual damascene is provided. A dielectric layer is formed on a substrate. A diffusion barrier layer is formed on the dielectric layer. A portion of the diffusion barrier layer and the dielectric layer is removed to form a trench and a via hole. A barrier layer is formed on the diffusion barrier layer and in the trench and the via hole. The barrier layer on the diffusion barrier layer is removed by chemical-mechanical polishing. A conductive layer is formed in the trench and the via hole by selective deposition. A planarization step is performed with the diffusion barrier layer serving as a stop layer.Type: GrantFiled: March 29, 1999Date of Patent: November 6, 2001Assignee: United Microelectronics Corp.Inventors: Chao-Yuan Huang, Juan-Yuan Wu, Water Lur
-
Patent number: 6293850Abstract: A chemical mechanical polishing machine and a fabrication process using the same. The chemical mechanical polishing machine comprises a retainer ring having a plurality of slurry passages at the bottom of the retainer ring. The retainer ring further comprises a circular path. By conducting the slurry through the slurry passages and the circular, a wafer is planarized within the chemical mechanical polishing machine.Type: GrantFiled: October 22, 1999Date of Patent: September 25, 2001Assignee: United Microelectronics Corp.Inventors: Juen-Kuen Lin, Chien-Hsin Lai, Peng-Yih Peng, Kun-Lin Wu, Daniel Chiu, Chih-Chiang Yang, Juan-Yuan Wu, Hao-Kuang Chiu
-
Patent number: 6291111Abstract: A method of trench polishing. A semiconductor substrate is provided. A photo-mask with a pattern is provided. The method of fabricating the photo-mask further comprising providing an original pattern which comprises a plurality of active regions with individual size. The original pattern is enlarged outwards to connect and merge some of the active regions. The active regions is diminished inwards until some small active regions eliminate, the diminished line width being denoted as B. A reverse treatment is performed to obtain a reverse pattern. The reverse pattern is enlarged with a line width C. The reverse pattern is combined with the original pattern. The substrate is patterned with the photo-mask with the combined pattern. An insulation layer is formed on the substrate. The insulation layer is polished.Type: GrantFiled: October 1, 1998Date of Patent: September 18, 2001Assignee: United Microelectronics Corp.Inventors: Coming Chen, Juan-Yuan Wu, Jenn Tsao, Water Lur
-
Patent number: 6280079Abstract: A slurry mixing apparatus has a mixing chamber, a rotatable bearing and several blades. The bearing is connected to one end of each of the blades and located in the center of the mixing chamber. Several kinds of the slurries can be mixed rapidly in the apparatus and flowed into the CMP polisher immediately to perform a CMP process. Being mixed by the mixing chamber, the slurry is supplied to the chemical mechanical polisher for polishing.Type: GrantFiled: December 24, 1998Date of Patent: August 28, 2001Assignee: United Microelectronics Corp.Inventors: Ming-Sheng Yang, Peng-Yih Peng, Chia-Jui Chang, Juan-Yuan Wu