Patents by Inventor Juergen Hanisch
Juergen Hanisch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9614714Abstract: A video telecommunication connection is established via a landline telecommunications network and an IP multimedia subsystem telecommunications network using a media gateway control function of at least one Internet multimedia-media gateway device in the IP multimedia subsystem telecommunications network. An H.223 multiplex level usable for a telecommunication connection is exposed to an H.223 protocol negotiation, in carrying out an H.245 protocol negotiations for setting up the H.223 protocol negotiations connection for a telecommunication connection. A media gateway control function device is informed when the H.223 logic channels are open by H.245 signaling, thereby enabling the Internet multimedia-media gateway device of the IP multimedia subsystem telecommunications network to carry out at least part of the setup.Type: GrantFiled: September 8, 2006Date of Patent: April 4, 2017Assignee: SIEMENS AKTIENGESELLSCHAFTInventors: Thomas Belling, Hans-Jürgen Hanisch, Franz Kalleitner, Norbert Seitter, Andreas Trapp
-
Patent number: 9501370Abstract: In a timer module having at least two output channels, the at least two output channels are configurable in such a way that they generate redundant output signals, and the generation of the redundant output signals begins synchronously. In addition, the timer module has provides a comparison of the redundant output signals by an EXOR logic operation and stores a result of the EXOR logic operation in a way that allows the result to be retained for an erroneous comparison until it is reset by an access.Type: GrantFiled: March 17, 2011Date of Patent: November 22, 2016Assignee: ROBERT BOSCH GMBHInventors: Eberhard Boehl, Stephen Schmitt, Juergen Hanisch
-
Patent number: 9367516Abstract: A circuit arrangement for a data processing system is configured to process data in multiple modules. The circuit arrangement is configured to provide a clock as well as a time base and/or a base of at least one further physical quantity for each of the multiple modules. The circuit arrangement also comprises a central routing unit, which is connected to several of the multiple modules. Via the central routing unit, the modules can periodically exchange data based on the time base and/or on the base of the at least one further physical quantity. The several modules are configured to process data independently of and in parallel to other modules of the several modules.Type: GrantFiled: March 18, 2011Date of Patent: June 14, 2016Assignee: Robert Bosch GmbHInventors: Eberhard Boehl, Ruben Bartholomae, Matthias Knauss, Stephen Schmitt, Thomas Wagner, Andreas Hempel, Dieter Thoss, Bernhard Mader, Achim Schaefer, Juergen Hanisch, Uwe Scheurer, Andreas Merker, Rolf Kurrer, Bernd Becker, Bernard Pawlok
-
Patent number: 9342096Abstract: A circuit arrangement for a data processing system is configured to process data in a plurality of modules. The circuit arrangement is configured such that each module is provided with at least one clock pulse, a time base and a base of at least one additional physical variable. The circuit arrangement also comprises a central routing unit to which the plurality of modules are coupled and via which the plurality of modules can periodically exchange data amongst themselves, based on the time base and/or the base of other physical variables. Each module is configured independently and parallel to other modules of the plurality of modules in order to process data. The circuit arrangement is employed in a corresponding method.Type: GrantFiled: March 16, 2011Date of Patent: May 17, 2016Assignee: Robert Bosch GmbHInventors: Eberhard Boehl, Ruben Bartholomae, Stephen Schmitt, Thomas Wagner, Andreas Hempel, Axel Aue, Dieter Thoss, Thomas Lindenkreuz, Achim Schaefer, Juergen Hanisch, Uwe Scheurer, Andreas Merker, Bernd Becker
-
Patent number: 9281803Abstract: A method and a circuit system for actuating a number of modules. The method is carried out using the circuit system, which implements a flexible trigger mechanism.Type: GrantFiled: March 16, 2011Date of Patent: March 8, 2016Assignee: ROBERT BOSCH GMBHInventors: Thomas Wagner, Stephen Schmitt, Juergen Hanisch
-
Patent number: 8750294Abstract: A circuit arrangement for signal pick-up and signal generation and a method for operating this circuit arrangement. The circuit has at least one timer module for providing a time basis to a plurality of time control modules connected to it, and has a time routing unit, which is connected to it for the interconnection of the named modules and their signals.Type: GrantFiled: August 8, 2008Date of Patent: June 10, 2014Assignee: Robert Bosch GmbHInventors: Stephen Schmitt, Juergen Hanisch
-
Publication number: 20130227331Abstract: A circuit arrangement for a data processing system is configured to process data in a plurality of modules. The circuit arrangement is configured such that each module is provided with at least one clock pulse, a time base and a base of at least one additional physical variable. The circuit arrangement also comprises a central routing unit to which the plurality of modules are coupled and via which the plurality of modules can periodically exchange data amongst themselves, based on the time base and/or the base of other physical variables. Each module is configured independently and parallel to other modules of the plurality of modules in order to process data. The circuit arrangement is employed in a corresponding method.Type: ApplicationFiled: March 16, 2011Publication date: August 29, 2013Applicant: Robert Bosch GmbHInventors: Eberhard Boehl, Ruben Bartholomae, Stephen Schmitt, Thomas Wagner, Andreas Hempel, Axel Aue, Dieter Thoss, Thomas Lindenkreuz, Achim Schaefer, Juergen Hanisch, Uwe Scheurer, Andreas Merker, Bernd Becker
-
Patent number: 8464027Abstract: A programmable filter processor which is adaptable to different filtering algorithms, a plurality of different software algorithms being executable, the programmable filter processor including a logic unit which includes a plurality of pipeline stages; a first memory in which the software algorithms are stored; a second memory in which raw data and parameters for the different filter algorithms are stored; and an address generating unit which is controllable via a program counter, the address generating unit being developed to generate control commands for the second memory and the logic unit.Type: GrantFiled: July 8, 2008Date of Patent: June 11, 2013Assignee: Robert Bosch GmbHInventors: Stephen Schmitt, Juergen Mallok, Juergen Hanisch
-
Publication number: 20130140909Abstract: A method and a circuit system for actuating a number of modules. The method is carried out using the circuit system, which implements a flexible trigger mechanism.Type: ApplicationFiled: March 16, 2011Publication date: June 6, 2013Inventors: Thomas Wagner, Stephen Schmitt, Juergen Hanisch
-
Publication number: 20130111189Abstract: A circuit arrangement for a data processing system is configured to process data in multiple modules. The circuit arrangement is configured to provide a clock as well as a time base and/or a base of at least one further physical quantity for each of the multiple modules. The circuit arrangement also comprises a central routing unit, which is connected to several of the multiple modules. Via the central routing unit, the modules can periodically exchange data based on the time base and/or on the base of the at least one further physical quantity. The several modules are configured to process data independently of and in parallel to other modules of the several modules.Type: ApplicationFiled: March 18, 2011Publication date: May 2, 2013Applicant: ROBERT BOSCH GMBHInventors: Eberhard Boehl, Ruben Bartholomae, Matthias Knauss, Stephen Schmitt, Thomas Wagner, Andreas Hempel, Dieter Thoss, Bernhard Mader, Achim Schaefer, Juergen Hanisch, Uwe Scheurer, Andreas Merker, Rolf Kurrer, Bernd Becker, Bernard Pawlok
-
Publication number: 20130073256Abstract: In a timer module having at least two output channels, the at least two output channels are configurable in such a way that they generate redundant output signals, and the generation of the redundant output signals begins synchronously. In addition, the timer module has provides a comparison of the redundant output signals by an EXOR logic operation and stores a result of the EXOR logic operation in a way that allows the result to be retained for an erroneous comparison until it is reset by an access.Type: ApplicationFiled: March 17, 2011Publication date: March 21, 2013Inventors: Eberhard Boehl, Stephen Schmitt, Juergen Hanisch
-
Patent number: 8312251Abstract: A companion chip for a microcontroller has a microprocessor bus domain and a peripheral module bus domain, which are connected to each other via a bus bridge. The microprocessor bus domain includes at least one microprocessor core, and the peripheral module bus domain includes at least one global time-management module as well as modules for communication with the outside world and for signal processing. The companion chip further includes at least one FIFO module for transmitting data within the chip, and between the chip and the microcontroller, and a management module connected to the FIFO module, which ensures the consistency of the data by associating a respective time value and/or an angle of rotation.Type: GrantFiled: July 23, 2008Date of Patent: November 13, 2012Assignee: Robert Bosch GmbHInventors: Matthias Knauss, Stephen Schmitt, Thomas Lindenkreuz, Udo Schulz, Juergen Hanisch, Rolf Kurrer
-
Publication number: 20110202252Abstract: A companion chip for engine control signal processing. The companion chip includes a signal pre-processing circuit which is developed for the computation of an interpolation and a tangential slope of an engine control signal.Type: ApplicationFiled: July 23, 2008Publication date: August 18, 2011Inventors: Stephen Schmitt, Juergen Hanisch
-
Publication number: 20110029284Abstract: A signal acquisition device which receives an input signal, a physical data and a timing data to generate an output data. The signal acquisition device keeps monitoring the input signal for a valid edge. When a valid edge is detected, the signal acquisition device reads the physical data from a physical data processing module and a timing data from a timing module to generate the output data which comprises the new state of the input signal, the physical data and the timing data. The output data is written to a storage arrangement and also sent out to CPU or any other devices.Type: ApplicationFiled: July 20, 2010Publication date: February 3, 2011Inventors: Eberhard BOEHL, Matthias Knauss, Stephen Schmitt, Juergen Hanisch, Rolf Kurrer, Bernard Pawlok
-
Publication number: 20100217956Abstract: A companion chip for a microcontroller has a microprocessor bus domain and a peripheral module bus domain, which are connected to each other via a bus bridge. The microprocessor bus domain includes at least one microprocessor core, and the peripheral module bus domain includes at least one global time-management module as well as modules for communication with the outside world and for signal processing. The companion chip further includes at least one FIFO module for transmitting data within the chip, and between the chip and the microcontroller, and a management module connected to the FIFO module, which ensures the consistency of the data by associating a respective time value and/or an angle of rotation.Type: ApplicationFiled: July 23, 2008Publication date: August 26, 2010Inventors: Matthias Knauss, Stephen Schmitt, Thomas Lindenkreuz, Udo Schulz, Juergen Hanisch, Rolf Kurrer
-
Publication number: 20100195670Abstract: A circuit arrangement for signal pick-up and signal generation and a method for operating this circuit arrangement. The circuit has at least one timer module for providing a time basis to a plurality of time control modules connected to it, and has a time routing unit, which is connected to it for the interconnection of the named modules and their signals.Type: ApplicationFiled: August 8, 2008Publication date: August 5, 2010Inventors: Stephen Schmitt, Juergen Hanisch
-
Publication number: 20100199070Abstract: A programmable filter processor which is adaptable to different filtering algorithms, a plurality of different software algorithms being executable, the programmable filter processor including a logic unit which includes a plurality of pipeline stages; a first memory in which the software algorithms are stored; a second memory in which raw data and parameters for the different filter algorithms are stored; and an address generating unit which is controllable via a program counter, the address generating unit being developed to generate control commands for the second memory and the logic unit.Type: ApplicationFiled: July 8, 2008Publication date: August 5, 2010Inventors: Stephen Schmitt, Juergen Mallok, Juergen Hanisch
-
Publication number: 20100088436Abstract: The invention relates to a communication method and interface between a companion chip (CC) and a microcontroller (MC), a communication protocol being transmitted, having a first group of data (10) being drawn on for direct, non-real-time-critical access to the chip (CC), and a second group of data (20) based on which a real-time-critical access to the chip (CC) takes place, the data groups (10, 20) each comprising an operation code (OC), the length of which is shorter in the second data group (20) than in the first data group (10), and each data group (10, 20) being identifiable by the bit pattern of the operation code (OC).Type: ApplicationFiled: July 23, 2008Publication date: April 8, 2010Inventors: Matthias Knauss, Stefen Schmitt, Juergen Hanisch