Patents by Inventor Juing-Yi Cheng
Juing-Yi Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7598797Abstract: A charge pump circuit with bipolar output comprises a first set of switch device capable of selectively connecting two terminals of a first transfer capacitor to a voltage source and a ground terminal, respectively, a second set of switch device capable of selectively connecting the two terminals of the first transfer capacitor to a grounded first storage capacitor and the voltage source, respectively, a third set of switch device capable of selectively connecting two terminals of a second transfer capacitor to the first transfer capacitor connected to the voltage source and the ground terminal, respectively, and a fourth set of switch device capable of selectively connecting the two terminals of the second transfer capacitor to a grounded second storage capacitor and the ground terminal, respectively.Type: GrantFiled: January 23, 2008Date of Patent: October 6, 2009Assignee: Amazing Microelectronic Corp.Inventors: Tang-Kuei Tseng, Juing-Yi Cheng, Ryan Hsin-Chin Jiang
-
Publication number: 20090027109Abstract: A charge pump circuit with bipolar output comprises a first set of switch device capable of selectively connecting two terminals of a first transfer capacitor to a voltage source and a ground terminal, respectively, a second set of switch device capable of selectively connecting the two terminals of the first transfer capacitor to a grounded first storage capacitor and the voltage source, respectively, a third set of switch device capable of selectively connecting two terminals of a second transfer capacitor to the first transfer capacitor connected to the voltage source and the ground terminal, respectively, and a fourth set of switch device capable of selectively connecting the two terminals of the second transfer capacitor to a grounded second storage capacitor and the ground terminal, respectively.Type: ApplicationFiled: January 23, 2008Publication date: January 29, 2009Inventors: Tang-Kuei TSENG, Juing-Yi Cheng, Ryan Hsin-Chin Jiang
-
Patent number: 7087528Abstract: A method of forming shallow trench isolation includes etching trenches through a nitride layer, a polysilicon layer, and a pad oxide layer and into a semiconductor substrate. The trenches are filled with an oxide layer. A silicon oxynitride layer is deposited overlying the oxide layer and both these layers are polished away using a first slurry having high selectivity. A second polishing polishes away the oxide layer using a second slurry having a low selectivity. The nitride layer is removed and a third polishing is performed to planarize the oxide layer using a third slurry having high selectivity. Alternatively, the oxide layer is etched away except where it overlies the trenches. A first polishing is performed to polish away the oxide layer using a first slurry having a low selectivity. A second polishing is performed to polish away the oxide layer using a second slurry having high selectivity.Type: GrantFiled: August 27, 2003Date of Patent: August 8, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Juing-Yi Cheng, Kevin Su
-
Patent number: 7087508Abstract: A new method is provided for manufacturing a gate electrode. A layer of gate material, such as polysilicon, is deposited, patterned and etched, defining the poly gate electrode structure. LDD and pocket impurity implants are performed, the LDD profile is created by a rapid thermal anneal. Next and of critical importance to the invention, a N2 or O2 or N2 based plasma treatment is performed to eliminate defects in the exposed surface of the silicon substrate and sidewalls of the defined gate electrode that occur as a result of the etch of the layer of gate material. Then gate spacers are formed.Type: GrantFiled: October 30, 2003Date of Patent: August 8, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Juing-Yi Cheng, Chien-Hao Chen
-
Publication number: 20050095798Abstract: A new method is provided for manufacturing a gate electrode. A layer of gate material, such as polysilicon, is deposited, patterned and etched, defining the poly gate electrode structure. LDD and pocket impurity implants are performed, the LDD profile is created by a rapid thermal anneal. Next and of critical importance to the invention, a N2 or O2 or N2 based plasma treatment is performed to eliminate defects in the exposed surface of the silicon substrate and sidewalls of the defined gate electrode that occur as a result of the etch of the layer of gate material. Then gate spacers are formed.Type: ApplicationFiled: October 30, 2003Publication date: May 5, 2005Inventors: Juing-Yi Cheng, Chien-Hao Chen
-
Patent number: 6821868Abstract: A method of forming a gate dielectric includes the steps of forming a gate oxide layer on a substrate, forming a buffer layer over the gate oxide layer and incorporating nitrogen into the gate oxide layer through the buffer layer. A semiconductor device having a gate structure is also provided. The gate includes a nitrogen enriched gate oxide layer formed on a substrate, a silicon nitride or poly-silicon buffer layer formed on the gate oxide layer and a gate electrode formed over the buffer layer.Type: GrantFiled: December 27, 2002Date of Patent: November 23, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Juing-Yi Cheng, T. L. Lee, Chia Lin Chen
-
Publication number: 20040126956Abstract: A method of forming a gate dielectric includes the steps of forming a gate oxide layer on a substrate, forming a buffer layer over the gate oxide layer and incorporating nitrogen into the gate oxide layer through the buffer layer. A semiconductor device having a gate structure is also provided. The gate includes a nitrogen enriched gate oxide layer formed on a substrate, a silicon nitride or poly-silicon buffer layer formed on the gate oxide layer and a gate electrode formed over the buffer layer.Type: ApplicationFiled: December 27, 2002Publication date: July 1, 2004Inventors: Juing-Yi Cheng, T.L. Lee, Chia Lin Chen
-
Patent number: 6743715Abstract: A method for forming a gate silicide portion comprising the following steps. A substrate having a gate oxide layer formed is provided. A gate layer is formed over the gate oxide layer. An RPO layer is formed over the gate layer. A patterned photoresist layer is formed over the RPO layer exposing a portion of the RPO layer. The portion of the RPO layer having a patterned photoresist residue thereover. The structure is subjected to a dry plasma or gas treatment to clean the exposed portion of the RPO layer and removing the patterned photoresist residue. The RPO layer is etched using the patterned photoresist layer as a mask to expose a portion of the gate layer. The dry plasma or gas treatment preventing formation of defects or voids in the RPO layer and the poly gate layer during etching of the RPO layer. A metal layer is formed over at least the exposed portion of the gate layer.Type: GrantFiled: May 7, 2002Date of Patent: June 1, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Juing-Yi Cheng, Yu Bin Huang, Yu Hwa Lee, Chin Shiung Ho
-
Publication number: 20040048478Abstract: A method of forming shallow trench isolation using CMP is described. A pad oxide layer is grown overlying a silicon semiconductor substrate. A polysilicon layer is deposited overlying the pad oxide layer. A nitride layer is deposited overlying the polysilicon layer. Trenches are etched through the nitride layer, polysilicon layer, and pad oxide layer into the silicon semiconductor substrate and filled with an oxide layer. In one alternative, a silicon oxynitride layer is deposited overlying the oxide layer. A first polishing is performed to polish away the silicon oxynitride layer and oxide layer using a first slurry having high selectivity of oxide to nitride. A second polishing is performed to polish away the oxide layer using a second slurry having a low selectivity of oxide to nitride and having low-defect properties.Type: ApplicationFiled: August 27, 2003Publication date: March 11, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Juing-Yi Cheng, Kevin Su
-
Patent number: 6649538Abstract: A method for forming a nitrided gate oxide over a silicon substrate in a semiconductor device fabrication process including providing a silicon semiconductor substrate; thermally growing a gate oxide layer including silicon dioxide over the silicon substrate; plasma treating the gate oxide layer including a plasma supplied with a plasma source gas including at least one of helium, hydrogen, deuterium, and oxygen; plasma nitriding the gate oxide layer according to a plasma treatment including a plasma supplied with a plasma source gas including nitrogen; and, thermally annealing the silicon semiconductor substrate including the gate oxide layer according to at least one annealing treatment.Type: GrantFiled: October 9, 2002Date of Patent: November 18, 2003Assignee: Taiwan Semiconductor Manufacturing Co. Ltd.Inventors: Juing-Yi Cheng, Tze-Liang Lee
-
Patent number: 6638866Abstract: A method of forming shallow trench isolation using CMP is described. A pad oxide layer is grown overlying a silicon semiconductor substrate. A polysilicon layer and a nitride layer are deposited. Trenches are etched through the nitride layer, polysilicon layer, and pad oxide layer into the silicon semiconductor substrate and filled with an oxide layer. A silicon oxynitride layer is deposited overlying the oxide layer. A first polishing is performed to polish away the silicon oxynitride layer and oxide layer using a first slurry having high selectivity of oxide to nitride. A second polishing is performed to polish away the oxide layer using a second slurry having a low selectivity of oxide to nitride. The nitride layer is removed and a third polishing is performed to planarize the oxide layer using a third slurry having high selectivity of oxide to polysilicon.Type: GrantFiled: October 18, 2001Date of Patent: October 28, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Juing-Yi Cheng, Kevin Su
-
Patent number: 6541382Abstract: A method for forming shallow trench isolation on a silicon wafer is described wherein a trench is formed using a silicon nitride/pad oxide hardmask having a silicon oxynitride ARC layer over the nitride. After a trench is formed by dry etching, the hardmask is recessed by first selectively recessing the silicon nitride and then exposing the upper corners of the silicon trench by wet etching the pad oxide thereby exposed. A first sacrificial oxidation converts a portion of the silicon oxynitride ARC layer to oxide and rounds off the sharp upper silicon corners of the trench. The sacrificial oxide is removed and a trench lining oxide is grown to a prescribed thickness by a second oxidation which converts the remaining silicon oxynitride into silicon oxide while further rounding the upper silicon trench corners. By converting the entire oxynitride ARC layer to oxide, it becomes possible to planarized the filler oxide into the silicon nitride layer with a CMP process having a high oxide-to-nitride selectivity.Type: GrantFiled: April 17, 2000Date of Patent: April 1, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Juing-Yi Cheng, Syun-Ming Jang
-
Patent number: 6391792Abstract: Within a method for forming an aperture fill layer within a aperture, there is first provided a topographic substrate having an aperture formed therein. There is then formed over the topographic substrate and filling the aperture a blanket aperture fill layer. There is then planarized, while employing a first chemical mechanical polish (CMP) planarizing method, the blanket aperture fill layer to form a blanket planarized aperture fill layer while not reaching the topographic substrate. Finally, there is then planarized, while employing a second planarizing method, the blanket planarized aperture fill layer to form within the aperture a patterned planarized aperture fill layer. The two step planarizing method may be employed for forming with enhanced planarity and attenuated topographic substrate erosion a patterned planarized aperture fill layer, such as a patterned planarized trench isolation region, within a topographic substrate, such as a topographic semiconductor substrate.Type: GrantFiled: May 18, 2000Date of Patent: May 21, 2002Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Syun-Ming Jang, Juing-Yi Cheng, Chung-Long Chang
-
Patent number: 5943560Abstract: Ultrahigh vacuum chemical vapor deposition (UHV/CVD) and chemical mechanical polishing (CMP) systems are used in a method which can fabricate polycrystalline silicon (poly-Si) and polycrystalline silicon-germanium (poly-Si.sub.1-x -Ge.sub.x) thin film transistors at low temperature and low thermal budget. Poly-Si and poly-Si.sub.1-x -Ge.sub.x can be deposited by UHV/CVD without any anneal step. And due to the ultra low base pressure and ultraclean growth environment, the As-deposited poly films have low defect densities. However, the surface morphology retards the usage of the fabricating top-gate poly TFT's. In this invention, the CMP system is used for improving the surface morphology, high performance poly-Si and poly-Si.sub.1-x -Ge.sub.x TFT's can be obtained.Type: GrantFiled: April 19, 1996Date of Patent: August 24, 1999Assignee: National Science CouncilInventors: Chun-Yen Chang, Tan-Fu Lei, Hsiao-Yi Lin, Juing-Yi Cheng