Patents by Inventor Julien Li
Julien Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147874Abstract: A device structure for a phase-change memory device is disclosed. The device structure includes a top electrode, a phase-change material that is recessed between two layers of resistive liner material, and a conductive material. The conductive material contacts the sidewall of the top electrode, the sidewall of the phase-change material, and a portion of a top surface and a bottom surface of each of the two layers of the resistive liner material. The device structure includes a heater contacting a bottom electrode and the bottom layer of the resistive liner material. The heater is in a first bilayer dielectric. A second bilayer dielectric is under the top electrode.Type: ApplicationFiled: November 1, 2022Publication date: May 2, 2024Inventors: Guy M. Cohen, Kangguo Cheng, Juntao Li, Ruilong Xie, Julien Frougier
-
Publication number: 20240130256Abstract: Embodiments of present invention provide a method of forming a phase change memory device. The method includes forming a bottom electrode on a supporting structure; forming a first blanket dielectric layer, a phase-change material layer, a second blanket dielectric layer, and a hard mask sequentially on top of the bottom electrode; forming an inner spacer in an opening in the hard mask to modify the opening; extending the opening into the second blanket dielectric layer to create an extended opening; filling the extended opening with a heating element; etching the second blanket dielectric layer, the phase-change material layer, and the first blanket dielectric layer respectively into a second dielectric layer, a phase-change element, and a first dielectric layer; forming a conductive liner surrounding the phase-change element; and forming a top electrode on top of the heating element. A structure formed thereby is also provided.Type: ApplicationFiled: October 18, 2022Publication date: April 18, 2024Inventors: Kangguo Cheng, Juntao Li, Arthur Roy Gasasira, Ruilong Xie, Julien Frougier, Min Gyu Sung, Chanro Park
-
Publication number: 20240113023Abstract: A semiconductor device includes a backside power line located under a p-channel field effect transistor region and an n-channel field effect transistor region; a backside signal line located between the p-channel field effect transistor region and the n-channel field effect transistor region; and an airgap between the backside power line and the backside signal line.Type: ApplicationFiled: September 29, 2022Publication date: April 4, 2024Inventors: Tao Li, Ruilong Xie, Nicolas Jean Loubet, Julien Frougier
-
Publication number: 20240101531Abstract: The present disclosure is directed to compounds of Formula (1): wherein m, n, Y, R1, R2, R3, R4 and R5 are each as described herein, as stereoisomers, enantiomers or tautomers thereof or mixtures thereof; or pharmaceutically acceptable salts, solvates or prodrugs thereof, and pharmaceutical compositions comprising the compounds of Formula (I), as described herein, which are useful as voltage-gated potassium channel modulators and are therefore are useful in treating seizure disorders such as epilepsy.Type: ApplicationFiled: June 6, 2023Publication date: March 28, 2024Inventors: Paul Scott Charifson, Christoph Martin Dehnhardt, Julien A. Delbrouck, Thilo Focken, Wei Gong, Shawn Johnstone, Xiangyu Li, Jia Yi Mo, Juliette Sabbatani, Hong Wang, Steven Sigmund Wesolowski, Alla Yurevna Zenova, Wei Zhang
-
Publication number: 20240096952Abstract: A semiconductor structure comprises a first nanosheet stack comprising one or more first nanosheet channel layers and a first dielectric isolation layer over the one or more first nanosheet channel layers, a second nanosheet stack comprising one or more second nanosheet channel layers and a second dielectric isolation layer over the one or more second nanosheet channel layers, and a gate dielectric layer disposed over a top surface of one of the first dielectric isolation layer and the second dielectric isolation layer.Type: ApplicationFiled: September 20, 2022Publication date: March 21, 2024Inventors: Juntao Li, Ruilong Xie, Julien Frougier, Nicolas Jean Loubet
-
Publication number: 20240096891Abstract: A CMOS apparatus includes a semiconductor substrate that has a frontside and a backside opposite the frontside; a source/drain structure, which is disposed at the frontside of the substrate and has a backside that is adjacent to the substrate and a frontside that is opposite the backside of the source/drain structure; a backside interconnect layer, which is disposed at the backside of the substrate; a backside contact, which penetrates the substrate and electrically connects the source/drain structure to the backside interconnect layer; and a sigma-profiled dielectric structure that insulates first and second sides of the backside contact from the substrate.Type: ApplicationFiled: September 16, 2022Publication date: March 21, 2024Inventors: Ruilong Xie, Julien Frougier, Min Gyu Sung, Chanro Park, Juntao Li
-
Publication number: 20240096940Abstract: A microelectronic structure including a first transistor including a plurality a first channel layers. A second transistor including a plurality of second channel layers, where the first transistor is located adjacent to the second transistors. A dielectric bar located between the first transistor and the second transistor. A first source/drain of the first transistor is located on a first side of the dielectric bar and a second source/drain of the second transistor is located on a second side of the dielectric bar, where the first side is opposite the second side. A first backside contact connected to the first source/drain, where the first backside contact is in contact with first side of the dielectric bar. A second backside contact connected to the second source/drain, where the second backside contact is in contact with the second side of dielectric bar.Type: ApplicationFiled: September 16, 2022Publication date: March 21, 2024Inventors: Tao Li, Ruilong Xie, Julien Frougier, Nicolas Jean Loubet
-
Publication number: 20240079476Abstract: A method of forming a backside power connection is provided. The method includes forming a plurality of sacrificial contact plugs and a plurality of sacrificial fill regions on a substrate, and forming a source/drain over a first sacrificial contact plug. The method further includes forming a replacement metal gate structure over a first sacrificial fill region, and forming an electrical contact to each of the replacement metal gate structure and the source/drain. The method further includes inverting the plurality of sacrificial contact plugs, source/drain, replacement metal gate structure, and substrate. The method further includes removing the first sacrificial contact plug and the first sacrificial fill region, and forming a first conductive contact to the source/drain and a second conductive contact to the replacement metal gate structure.Type: ApplicationFiled: September 2, 2022Publication date: March 7, 2024Inventors: Tao Li, Ruilong Xie, Heng Wu, Julien Frougier
-
Patent number: 11923363Abstract: Illustrative embodiments provide techniques for fabricating semiconductor structures having bottom isolation and enhanced carrier mobility for both nFET and pFET devices. For example, in one illustrative embodiment, a semiconductor structure includes a semiconductor substrate, a first dielectric layer disposed on the semiconductor substrate, a bottom source/drain region disposed on the first dielectric layer and isolated from the semiconductor substrate by the first dielectric layer, a second dielectric layer disposed on the bottom source/drain region and a top source/drain region disposed on the second dielectric layer and isolated from the bottom source/drain region by the second dielectric layer. The bottom source/drain region comprises a compressive pFET epitaxy and the top source/drain region comprises a tensile nFET epitaxy.Type: GrantFiled: September 20, 2021Date of Patent: March 5, 2024Assignee: International Business Machines CorporationInventors: Julien Frougier, Ruilong Xie, Kangguo Cheng, Chanro Park, Juntao Li
-
Publication number: 20240074333Abstract: A semiconductor structure is provided in which a phase change memory (PCM) device region including a PCM is located in a back side of a wafer. A PCM device back side source/drain contact structure connects the PCM to a first source/drain structure of a first field effect transistor (FET) that is present in a front side of the wafer, the second source/drain structure of the first FET is connected to a front side BEOL structure by a front side source/drain contact structure. A logic device region and/or an analog device region can be located laterally adjacent to the PCM device region. A back side power distribution network can be present in the logic device region and/or an analog device region.Type: ApplicationFiled: August 23, 2022Publication date: February 29, 2024Inventors: Carl Radens, Ruilong Xie, Kangguo Cheng, Julien Frougier, Juntao Li
-
Publication number: 20240072050Abstract: A semiconductor structure includes a first stacked device structure. The first stacked device structure includes a first field-effect transistor disposed on a substrate having a front side and a back side. The first field-effect transistor has a first source/drain region. The first stacked device structure further includes a second field-effect transistor vertically stacked above the first field-effect transistor. The second field-effect transistor has a second source/drain region. The first stacked device structure further includes a first front side source/drain contact disposed on the first source/drain region and a first back side source/drain contact disposed on the second source/drain region. The first stacked device structure further includes a first isolation pillar structure located within the first field-effect transistor, the second field-effect transistor, the first front side source/drain contact and the first back side source/drain contact.Type: ApplicationFiled: August 23, 2022Publication date: February 29, 2024Inventors: Tao Li, Ruilong Xie, Julien Frougier, Brent A. Anderson
-
Patent number: 10552981Abstract: Systems and methods for indoor localization in large-scale scenes, such as indoor environments are described. Systems and related methods for estimating the 3D camera pose of a depth camera by automatically aligning 3D depth images of a scene to a 3D CAD model of the scene are described.Type: GrantFiled: January 16, 2018Date of Patent: February 4, 2020Assignee: SHAPETRACE INC.Inventors: Julien Li-Chee-Ming, Adil Garad, Ernest Yap, Sonal Ranjit
-
Publication number: 20190221000Abstract: Systems and methods for indoor localization in large-scale scenes, such as indoor environments are described. Systems and related methods for estimating the 3D camera pose of a depth camera by automatically aligning 3D depth images of a scene to a 3D CAD model of the scene are described.Type: ApplicationFiled: January 16, 2018Publication date: July 18, 2019Inventors: Julien LI-CHEE-MING, Adil GARAD, Ernest YAP, Sonal RANJIT
-
Publication number: 20140261967Abstract: A method of manufacturing a disposable absorbent personal hygiene product, including a stretched elastic strand and a flat substrate portion, includes mixing a pressurized gas and hot melt adhesive to form a foamed adhesive and contact dispensing the foamed adhesive onto the stretched elastic strand by contacting the stretched elastic strand with the foamed adhesive. The foamed adhesive expands in volume on the stretched elastic strand and this expansion provides improved bond characteristics and/or reduced add on weight when the stretched elastic strand is secured to the flat substrate portion, thereby improving the personal hygiene product. The foamed adhesive may also be spread around on a periphery of the stretched elastic strand by wiping the foamed adhesive with a notch in a contact nozzle or by discharging air at the foamed adhesive in contact with the stretched elastic strand.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: NORDSON CORPORATIONInventors: Julien Li, George Pais, Alan Ramspeck