Patents by Inventor Jum Soo Kim
Jum Soo Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9490015Abstract: A semiconductor memory device, a memory system having the same, and a method of operating the same are provided. The semiconductor memory device includes a plurality of memory cells electrically coupled between a source select transistor and a drain select transistor, a peripheral circuit configured to perform a program operation on the plurality of memory cells, and a control logic unit configured to control the operation of the peripheral circuit so that at least two memory cells of the plurality of memory cells adjacent to the source select transistor and at least two memory cells of the plurality of memory cells adjacent to the drain select transistor are programmed to have a relatively fewer number of data bits than that of remaining memory cells of the plurality of memory cells in the program operation.Type: GrantFiled: December 8, 2014Date of Patent: November 8, 2016Assignee: SK HYNIX INC.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 9412452Abstract: A semiconductor device includes a first memory string and a second memory string. The first memory string includes a plurality of first main memory cells formed on a pipe transistor of a semiconductor substrate and a plurality of first dummy memory cells connected between the first main memory cells and a common source line. The second memory string includes a plurality of second main memory cells formed on the pipe transistor and a plurality of second dummy memory cells connected between the second main memory cells and a bit line. The number of the second dummy memory cells is greater than the number of the first dummy memory cells.Type: GrantFiled: December 8, 2014Date of Patent: August 9, 2016Assignee: SK Hynix Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Publication number: 20160012895Abstract: By programming the memory cells MC0, MC1, MCn, MCn-1 adjacent to the source and drain select transistors SST and DST using different program methods, a total number of data bits of the memory cells MC0, MC1 adjacent to the source side dummy memory cell SPMC may be three. The TLC program method may have eight threshold voltage distributions PV0-PV7 to store the three-bit data. When programming the two memory cells using the SLC program method and the MLC program method, the three-bit data may be stored using six threshold voltage distributions, PV0 and PV1 threshold voltage distributions in the SLC program method and PV0-PV3 threshold voltage distributions in the MLC program method.Type: ApplicationFiled: December 8, 2014Publication date: January 14, 2016Inventors: Jung Ryul AHN, Jum Soo KIM
-
Publication number: 20160005466Abstract: A semiconductor device includes a first memory string and a second memory string. The first memory string includes a plurality of first main memory cells formed on a pipe transistor of a semiconductor substrate and a plurality of first dummy memory cells connected between the first main memory cells and a common source line. The second memory string includes a plurality of second main memory cells formed on the pipe transistor and a plurality of second dummy memory cells connected between the second main memory cells and a bit line. The number of the second dummy memory cells is greater than the number of the first dummy memory cells.Type: ApplicationFiled: December 8, 2014Publication date: January 7, 2016Inventors: Jung Ryul AHN, Jum Soo KIM
-
Patent number: 9123736Abstract: The semiconductor device includes a semiconductor substrate having a cell region and a peripheral circuit region defined therein, semiconductor memory elements formed over the semiconductor substrate in the cell region, an interlayer insulating layer formed over the semiconductor substrate in the peripheral circuit region, first conductive layers substantially vertically passing through the interlayer insulating layer, and arranged in a matrix, and second conductive layers coupling the first conductive layers in rows or columns, each pair of the second conductive layers and the first conductive layers coupled to the each pair of the second conductive layers, respectively, forming electrodes of a capacitor.Type: GrantFiled: December 9, 2014Date of Patent: September 1, 2015Assignee: SK Hynix Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Publication number: 20150093875Abstract: The semiconductor device includes a semiconductor substrate having a cell region and a peripheral circuit region defined therein, semiconductor memory elements formed over the semiconductor substrate in the cell region, an interlayer insulating layer formed over the semiconductor substrate in the peripheral circuit region, first conductive layers substantially vertically passing through the interlayer insulating layer, and arranged in a matrix, and second conductive layers coupling the first conductive layers in rows or columns, each pair of the second conductive layers and the first conductive layers coupled to the each pair of the second conductive layers, respectively, forming electrodes of a capacitor.Type: ApplicationFiled: December 9, 2014Publication date: April 2, 2015Inventors: Jung Ryul AHN, Jum Soo KIM
-
Patent number: 8937344Abstract: The semiconductor device includes a semiconductor substrate having a cell region and a peripheral circuit region defined therein, semiconductor memory elements formed over the semiconductor substrate in the cell region, an interlayer insulating layer formed over the semiconductor substrate in the peripheral circuit region, first conductive layers substantially vertically passing through the interlayer insulating layer, and arranged in a matrix, and second conductive layers coupling the first conductive layers in rows or columns, each pair of the second conductive layers and the first conductive layers coupled to the each pair of the second conductive layers, respectively, forming electrodes of a capacitor.Type: GrantFiled: August 28, 2012Date of Patent: January 20, 2015Assignee: SK Hynix Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 8520440Abstract: A method of operating a semiconductor memory device includes a memory array having memory cell strings including a first and a second memory cell groups having memory cells, a first and a second dummy elements, a drain select transistor and a source select transistor, wherein the first memory cell group and the second memory cell group are arranged between the drain select transistor and the source select transistor; connecting electrically the first memory cell group to the second memory cell group during a program operation or a read operation of the first memory cell group or the second memory cell group; and performing separately an erase operation of the first memory cell group and an erase operation of the second memory cell group, selecting simultaneously one of the first dummy element and the second dummy element during the erase operation of the selected memory cell group.Type: GrantFiled: November 16, 2011Date of Patent: August 27, 2013Assignee: SK Hynix Inc.Inventors: Jung Ryul Ahn, Sang Hyun Oh, Jum Soo Kim
-
Publication number: 20130049086Abstract: The semiconductor device includes a semiconductor substrate having a cell region and a peripheral circuit region defined therein, semiconductor memory elements formed over the semiconductor substrate in the cell region, an interlayer insulating layer formed over the semiconductor substrate in the peripheral circuit region, first conductive layers substantially vertically passing through the interlayer insulating layer, and arranged in a matrix, and second conductive layers coupling the first conductive layers in rows or columns, each pair of the second conductive layers and the first conductive layers coupled to the each pair of the second conductive layers, respectively, forming electrodes of a capacitor.Type: ApplicationFiled: August 28, 2012Publication date: February 28, 2013Applicant: SK hynix Inc.Inventors: Jung Ryul AHN, Jum Soo KIM
-
Publication number: 20120120725Abstract: A method of operating a semiconductor memory device includes a memory array having memory cell strings including a first and a second memory cell groups having memory cells, a first and a second dummy elements, a drain select transistor and a source select transistor, wherein the first memory cell group and the second memory cell group are arranged between the drain select transistor and the source select transistor; connecting electrically the first memory cell group to the second memory cell group during a program operation or a read operation of the first memory cell group or the second memory cell group; and performing separately an erase operation of the first memory cell group and an erase operation of the second memory cell group, selecting simultaneously one of the first dummy element and the second dummy element during the erase operation of the selected memory cell group.Type: ApplicationFiled: November 16, 2011Publication date: May 17, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jung Ryul AHN, Sang Hyun OH, Jum Soo KIM
-
Publication number: 20100295133Abstract: The resistor of a semiconductor device comprises a semiconductor substrate comprising isolation layers and active regions, a gate insulating layer and a first polysilicon layer formed over the active region, a second polysilicon layer separated into a first pattern formed on the isolation layer, and a second pattern formed over the first polysilicon layer and higher than the first pattern, a first interlayer dielectric layer covering the first pattern over the isolation layer, a second interlayer dielectric layer formed over the first interlayer dielectric layer, contact holes exposing the first pattern in the first and second interlayer dielectric layers, and contact plugs filling the respective contact holes and coupled to the first pattern.Type: ApplicationFiled: May 4, 2010Publication date: November 25, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jum Soo Kim
-
Patent number: 7715230Abstract: A method of operating a flash memory device wherein the width of threshold voltage distribution of memory cells is adjusted by setting different conditions of a program operation in accordance with levels of threshold voltages of the memory cells. As a result, width of the threshold voltage distribution of memory cells may be narrowed.Type: GrantFiled: June 26, 2008Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Tae Gyun Kim
-
Patent number: 7696074Abstract: A method of manufacturing a NAND flash memory device, including the steps of forming gates over a semiconductor substrate; forming a junction region over the semiconductor substrate between the gates; forming a buffer oxide film on the gates and the semiconductor substrate; stripping the buffer oxide film at one side of the gates; forming a nitride film spacers over the sidewalls of the gates; forming a self-aligned contact process (SAC) nitride film and an insulating film over the entire structure; etching regions of the insulating film and the SAC nitride film to form a contact through which the junction region is exposed; and forming a conductive film to bury the contact, thereby forming a contact plug.Type: GrantFiled: June 2, 2006Date of Patent: April 13, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Jung Ryul Ahn
-
Patent number: 7553724Abstract: The present invention relates to a method manufacturing a code address memory (CAM) cell. The present invention uses a dielectric film in which an oxide film and a nitride film between a floating gate and a control gate in a flash memory cell are stacked as a gate insulating film between a semiconductor substrate and a gate in the CAM cell. Therefore, the present invention can reduce the area of a peripheral circuit region and stably secure repaired data since the CAM cell can be stably driven at a low operating voltage and additional boosting circuit is thus not required.Type: GrantFiled: December 28, 2001Date of Patent: June 30, 2009Assignee: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Sung Mun Jung, Min Kuck Cho, Young Bok Lee
-
Publication number: 20090129168Abstract: A method of operating a flash memory device wherein the width of threshold voltage distribution of memory cells is adjusted by setting different conditions of a program operation in accordance with levels of threshold voltages of the memory cells. As a result, width of the threshold voltage distribution of memory cells may be narrowed.Type: ApplicationFiled: June 26, 2008Publication date: May 21, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jum Soo KIM, Tae Gyun KIM
-
Patent number: 7465631Abstract: A non-volatile memory device and a method of manufacturing the same, in which the program speed can be enhanced and the interference phenomenon can be reduced. The non-volatile memory device includes a semiconductor substrate having an active region defined by isolation layers arranged in one direction, a control gate arranged vertically to the direction in which the isolation layers are arranged, a floating gate formed on the active region below the control gate and having a lateral curve so that the floating gate has a width narrowed upwardly, a gate insulating layer formed between the floating gate and the semiconductor substrate, and a dielectric layer formed between the floating gate and the control gate.Type: GrantFiled: December 6, 2006Date of Patent: December 16, 2008Assignee: Hynix Semiconductor Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 7439603Abstract: The present invention provides a non-volatile memory device and fabricating method thereof, by which a cell size can be lowered despite high degree of cell integration and by which the device fabrication is facilitated. The present invention includes at least two trench isolation layers arranged in a device isolation area of a semiconductor substrate, each having a first depth, a first conductive type well arranged between the at least two trench isolation layers to have a second depth smaller than the first depth, a second conductive type source region and a second conductive type drain region arranged in a prescribed upper part of the first conductive type well to be separated from each other by a channel region in-between, an ONO layer on the channel region of the semiconductor substrate, the ONO layer comprising a lower oxide layer, a nitride layer, and an upper oxide layer, and a wordline conductor layer on the ONO layer.Type: GrantFiled: February 2, 2007Date of Patent: October 21, 2008Assignee: Dongbu Hitek Co., Ltd.Inventors: Sung Mun Jung, Jum Soo Kim
-
Publication number: 20080099821Abstract: A method of manufacturing semiconductor devices includes providing a semiconductor substrate including first active areas and isolation areas alternately arranged to be parallel to each other and second active areas connecting the first active areas to each other. A tunnel insulating layer, a charge storage layer, and an isolation mask are formed on the semiconductor substrate. The isolation mask, the charge storage layer, the tunnel insulating layer, and the semiconductor substrate are etched to form a trench on the isolation area. An isolation structure is formed on the trench. A dielectric layer, a conductive layer for a control gate, and a hard mask are sequentially formed on a structure that includes the isolation structure. The hard mask, the conductive layer for the control gate, the dielectric layer, and the charge storage layer are patterned to form drain select lines, word lines and source select lines intersecting the first active area.Type: ApplicationFiled: December 29, 2006Publication date: May 1, 2008Applicant: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Seok Kiu Lee
-
Publication number: 20080003750Abstract: A method of manufacturing a non-volatile memory device includes providing a floating gate layer over a semiconductor substrate. The floating gate layer and the semiconductor substrate are etched to form a trench. An isolation structure is formed in the trench. An upper portion of the isolation structure is etched, wherein an upper sidewall of the floating gate layer is exposed by the etching of the upper portion of the isolation structure. An oxide layer is formed on the floating gate layer to round an upper corner of the floating gate layer. A control gate layer is formed over the floating gate layer.Type: ApplicationFiled: December 12, 2006Publication date: January 3, 2008Applicant: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Hee Hyun Chang
-
Patent number: 7297595Abstract: The present invention provides a non-volatile memory device and fabricating method thereof, in which a height of a floating gate conductor layer pattern is sustained without lowering a degree of integration and by which a coupling ratio is raised. The present invention includes a trench type device isolation layer defining an active area within a semiconductor substrate, a recess in an upper part of the device isolation layer to have a prescribed depth, a tunnel oxide layer on the active area of the semiconductor substrate, a floating gate conductor layer pattern on the tunnel oxide layer, a conductive floating spacer layer provided to a sidewall of the floating gate conductor layer pattern and a sidewall of the recess, a gate-to-gate insulating layer on the floating fate conductor layer pattern and the conductive floating spacer layer, and a control gate conductor layer on the gate-to-gate insulating layer.Type: GrantFiled: December 23, 2004Date of Patent: November 20, 2007Assignee: Dongbu Hitek Co., Ltd.Inventors: Sung Mun Jung, Jum Soo Kim