Abstract: A memory device includes a memory cell array including a plurality of memory cells arranged at points where a plurality of word lines and a plurality of bit lines intersect; a sense amplifier configured to amplify, in a read operation mode of the memory device, a voltage difference value between a voltage of a selected word line connected to a selected memory cell of the plurality of memory cells and a reference voltage; and a leakage current compensation circuit connected to a selected word line path between the selected memory cell and the sense amplifier and configured to compensate for a total leakage current generated by unselected memory cells connected to the selected word line in the read operation mode.

Abstract: There are provided a cathode active material for a lithium secondary battery, a method of preparing the same, and a lithium secondary battery containing the same. The cathode active material for a lithium secondary battery includes: a compound reversibly intercalating and deintercalating lithium; and a coating layer positioned on at least a portion of a surface of the compound, wherein the coating layer is a composite coating layer containing Li3PO4 and further containing a lithium metal oxide, a metal oxide, and/or a combination thereof, the lithium metal oxide or the metal oxide containing Zr.

Abstract: The present invention relates to a metal oxide powder, a method of preparing the same, and a lithium secondary battery using the same, which comprises: a metal oxide powder is represented by Formula (1), Lix(M1-m-zAmDz)Ot??Formula (1) in the above Formula (1), 0.85?x?1.2, 0?m?0.01, 0<z?0.04, 1.85?t?2.2, M is selected from the group consisting of Ni, Co, Mn and combinations thereof, A is selected from the group consisting of Mg, Ca, Sr, Ba and combinations thereof, D is selected from the group consisting of Ti, Zr, Ce, Ge, Sn and combinations thereof, and E is an average oxidation number of A and D, and E>3.5.

Abstract: There are provided a cathode active material for a lithium secondary battery, a method of preparing the same, and a lithium secondary battery containing the same. The cathode active material for a lithium secondary battery includes: a core made of a compound reversibly intercalating and deintercalating lithium; and a coating layer positioned on at least a portion of a surface of the compound, wherein the coating layer is a composite coating layer containing Li3PO4 and LiF, and further containing a lithium metal compound, a metal oxide, a metal fluoride compound, and/or a combination thereof, and the core is doped with fluorine.

Abstract: The present invention relates to an orally fast dissolving film formulation including aripiprazole. The orally fast dissolving film formulation includes aripiprazole or a pharmaceutically acceptable salt thereof and an organic acid. The orally fast dissolving film formulation has a pH in the range of 4.7 to 6.0. The orally fast dissolving film formulation may further include a film base polymer. The orally fast dissolving film formulation has a high dissolution rate, causes no risk of damage to oral tissues, masks a bitter taste of aripiprazole, and gives a good feeling upon taking.

Abstract: A method for driving a nonvolatile memory device using a resistive element is provided. The method includes storing data in a page buffer, the data including a first data block and a second data block, writing the first data block to a memory cell, performing a verify-read operation on the first data block of the memory cell region, writing the second data block to the memory cell region, and performing a verify-read operation on the second data block of the memory cell region, wherein the first data block and the second data block are smaller than the page buffer in size.

Abstract: Disclosed are an orally disintegrating porous film and a method of preparing the same, wherein the orally disintegrating porous film includes a foaming agent, a foam stabilizer, a plasticizer, and a pharmacologically active ingredient. This orally disintegrating porous film possesses properties suitable for a film and also has micropores therein, thus significantly improving the drug dissolution rate, and can be easily prepared at low cost through a simple preparation process, thereby exhibiting superior processability.

Abstract: There are provided a cathode active material for a lithium secondary battery, a method of preparing the same, and a lithium secondary battery containing the same. The cathode active material for a lithium secondary battery includes: a core made of a compound reversibly intercalating and deintercalating lithium; and a coating layer positioned on at least a portion of a surface of the compound, wherein the coating layer is a composite coating layer containing Li3PO4 and LiF, and further containing a lithium metal compound, a metal oxide, a metal fluoride compound, and/or a combination thereof, and the core is doped with fluorine.

Abstract: There are provided a cathode active material for a lithium secondary battery, a method of preparing the same, and a lithium secondary battery containing the same. The cathode active material for a lithium secondary battery includes: a compound reversibly intercalating and deintercalating lithium; and a coating layer positioned on at least a portion of a surface of the compound, wherein the coating layer is a composite coating layer containing Li3PO4 and further containing a lithium metal oxide, a metal oxide, and/or a combination thereof, the lithium metal oxide or the metal oxide containing Zr.

Abstract: A method for driving a nonvolatile memory device using a resistive element is provided. The method includes storing data in a page buffer, the data including a first data block and a second data block, writing the first data block to a memory cell, performing a verify-read operation on the first data block of the memory cell region, writing the second data block to the memory cell region, and performing a verify-read operation on the second data block of the memory cell region, wherein the first data block and the second data block are smaller than the page buffer in size.

Abstract: A semiconductor device includes an on-die termination (ODT) latency clock control circuit and an ODT circuit controlled by the ODT latency clock control circuit. The ODT latency clock control circuit includes an ODT enable signal generator receiving an ODT signal input through an ODT pad of the ODT circuit, and generating an ODT enable signal, and an ODT latency clock generator generating a plurality of ODT latency clocks in response to the ODT enable signal. The ODT enable signal includes an enabling period of a first logic level and a disabling period of a second and different logic level, and the ODT enable signal generator generates the ODT enable signal by increasing the width of the enabling period by a predetermined clock cycle and only generating the clocks during the increased enabling period.

Abstract: A delay locked loop adapted to delay an external clock signal and to output an internal clock signal, the delay locked loop including a renewal signal generator that outputs a renewal signal that is selectively activated and inactivated, a replica path that is active when the renewal signal is activated and is inactive when the renewal signal is inactivated, the replica path delaying the internal clock signal by a delay time of a normal path of a semiconductor device to output a replica internal clock signal when the renewal signal is activated, a control signal generator adapted to vary and to output a delay control signal according to a phase difference between the external and the replica internal clock signals, and a variable delay circuit adapted to delay the external clock signal by a time corresponding to the delay control signal and to output the internal clock signal.

Abstract: A semiconductor device includes an on-die termination (ODT) latency clock control circuit and an ODT circuit controlled by the ODT latency clock control circuit. The ODT latency clock control circuit includes an ODT enable signal generator receiving an ODT signal input through an ODT pad of the ODT circuit, and generating an ODT enable signal, and an ODT latency clock generator generating a plurality of ODT latency clocks in response to the ODT enable signal. The ODT enable signal includes an enabling period of a first logic level and a disabling period of a second and different logic level, and the ODT enable signal generator generates the ODT enable signal by increasing the width of the enabling period by a predetermined clock cycle and only generating the clocks during the increased enabling period.

Abstract: A delay locked loop adapted to delay an external clock signal and to output an internal clock signal, the delay locked loop including a renewal signal generator that outputs a renewal signal that is selectively activated and inactivated, a replica path that is active when the renewal signal is activated and is inactive when the renewal signal is inactivated, the replica path delaying the internal clock signal by a delay time of a normal path of a semiconductor device to output a replica internal clock signal when the renewal signal is activated, a control signal generator adapted to vary and to output a delay control signal according to a phase difference between the external and the replica internal clock signals, and a variable delay circuit adapted to delay the external clock signal by a time corresponding to the delay control signal and to output the internal clock signal.

Abstract: Provided an apparatus and method for controlling luminance of a display device. The apparatus includes an analog digital converter (ADC), a video processor, a control unit, and a display unit. The ADC converts input image data into a digital signal. The video processor converts the digital signal output from the ADC into a format suitable for a display module. The control unit receives the formatted signal from the video processor and converts a luminance level of the formatted signal into modified luminance levels so as to reduce differences between output luminance levels across pixel regions of the display module. The display unit displays the input image data using the formatted signal according to the modified luminance levels.

Abstract: Display device technology, in which an illumination sensor senses illumination of surroundings of a location where a display device is installed and image signals to be displayed are received. An average picture level of a received signal is detected and a controller controls brightness of a backlight associated with the display device based on the illumination sensed by the illumination sensor and the detected average pixel value.

Abstract: We describe a semiconductor memory device having a precharge control circuit and an associated method for precharging the same. A semiconductor memory device having a series of circuits for writing data to memory cells includes an input and output line for transferring data to be written to each of the memory cells. A precharge control circuit is adapted to generate a precharge control signal for controlling a precharge disable state of the input and output line after application of a first write command. The disable state of the precharge control signal is maintained even after application of a second write command when performing a continuous write operation responsive to the second write command application without other commands applied subsequent to the first write command application. Avoiding precharging the input and output line in a continuous write operation, reduces current consumption.

Abstract: An internal supply voltage generation circuit is provided that is within a semiconductor memory device, and that is configured to generate an internal supply voltage to a memory array in the semiconductor memory device. The internal supply voltage generation circuit includes an internal driving unit, an internal transmission unit, and an internal sensing unit. The internal driving unit is configured to generate a driving current and a preliminary voltage responsive to an external supply voltage that is supplied from external to the semiconductor memory device, and it varies a magnitude of the driving current responsive to a driving control signal. The internal transmission unit is configured to generate the internal supply voltage responsive to the preliminary voltage from the internal driving unit, and to vary a level of the internal supply voltage to be at least a defined voltage difference less than a boosted voltage. The boosted voltage is greater than the external supply voltage.

Abstract: We describe a semiconductor memory device having a precharge control circuit and an associated method for precharging the same. A semiconductor memory device having a series of circuits for writing data to memory cells includes an input and output line for transferring data to be written to each of the memory cells. A precharge control circuit is adapted to generate a precharge control signal for controlling a precharge disable state of the input and output line after application of a first write command. The disable state of the precharge control signal is maintained even after application of a second write command when performing a continuous write operation responsive to the second write command application without other commands applied subsequent to the first write command application. Avoiding precharging the input and output line in a continuous write operation, reduces current consumption.

Abstract: An internal supply voltage generation circuit is provided that is within a semiconductor memory device, and that is configured to generate an internal supply voltage to a memory array in the semiconductor memory device. The internal supply voltage generation circuit includes an internal driving unit, an internal transmission unit, and an internal sensing unit. The internal driving unit is configured to generate a driving current and a preliminary voltage responsive to an external supply voltage that is supplied from external to the semiconductor memory device, and it varies a magnitude of the driving current responsive to a driving control signal. The internal transmission unit is configured to generate the internal supply voltage responsive to the preliminary voltage from the internal driving unit, and to vary a level of the internal supply voltage to be at least a defined voltage difference less than a boosted voltage. The boosted voltage is greater than the external supply voltage.