Patents by Inventor Jun-Hyun Chun
Jun-Hyun Chun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11742015Abstract: A memory system is provided to include a storage device including memory cells for storing data, and a controller in communication with an external device and configured to control the storage device based on a request from the external device. The controller is configured to receive a request from the external device to perform a refresh operation of re-writing stored data in the memory cells, read data from the memory cells included in the storage device, set a refresh period based on a number of fail bits included in the read data and a temperature of the controller or the storage device, and perform the refresh operation of the storage device based on the refresh period.Type: GrantFiled: June 7, 2021Date of Patent: August 29, 2023Assignee: SK hynix Inc.Inventors: Hyun Ju Yoon, Min Kang, Dong Uc Ko, Dong Keun Kim, Young Su Oh, Jun Hyun Chun
-
Publication number: 20230253026Abstract: A semiconductor apparatus includes a temperature detecting circuit and a temperature raising circuit. The temperature detecting circuit detects a temperature to generate temperature detection information. The temperature raising circuit generates heat through a toggling operation based on the temperature detection information.Type: ApplicationFiled: April 11, 2023Publication date: August 10, 2023Applicant: SK hynix Inc.Inventors: Dong Keun KIM, Min KANG, Dong Uc KO, Young Su OH, Hyun Ju YOON, Jun Hyun CHUN
-
Patent number: 11587608Abstract: There are provided a volatile memory device, and an operating method. The volatile memory device includes: a plurality of memory cells arranged in rows and columns and structured to store data; word lines; bit lines; a row decoder; a column decoder; and a control logic coupled to communicate with the row and column decoders and configured to, in an active period, provide the row decoder with a first command, and provide the column decoder with a second command, wherein the row decoder is further configured to: apply a first word line voltage higher than a ground voltage to a selected word line, from when the first command is provided; and for a duration over which the row decoder is activated, apply either a second word line voltage lower than the first word line voltage to the selected word line or no voltage to the selected word line.Type: GrantFiled: June 2, 2021Date of Patent: February 21, 2023Assignee: SK hynix Inc.Inventors: Hyun Ju Yoon, Min Kang, Dong Uc Ko, Dong Keun Kim, Young Su Oh, Jun Hyun Chun
-
Publication number: 20230011582Abstract: A memory module includes a module substrate, a plurality of memory devices, a first power line, and a second power line. The memory devices are mounted on the module substrate. Each of the memory devices includes a power management member. The first power line may be arranged in the module substrate to provide each of the memory devices with power. The second power line may be electrically connected between the power management members of adjacent memory devices to control and share the power provided to the adjacent memory devices.Type: ApplicationFiled: July 7, 2022Publication date: January 12, 2023Applicant: SK hynix Inc.Inventors: Dong Keun KIM, Min KANG, Dong Uc KO, Young Su OH, Hyun Ju YOON, Jun Hyun CHUN
-
Publication number: 20220270673Abstract: A semiconductor apparatus includes a temperature detecting circuit and a temperature raising circuit. The temperature detecting circuit detects a temperature to generate temperature detection information. The temperature raising circuit generates heat through a toggling operation based on the temperature detection information.Type: ApplicationFiled: July 1, 2021Publication date: August 25, 2022Applicant: SK hynix Inc.Inventors: Dong Keun KIM, Min KANG, Dong Uc KO, Young Su OH, Hyun Ju YOON, Jun Hyun CHUN
-
Publication number: 20220165325Abstract: There are provided a volatile memory device, and an operating method. The volatile memory device includes: a plurality of memory cells arranged in rows and columns and structured to store data; word lines; bit lines; a row decoder; a column decoder; and a control logic coupled to communicate with the row and column decoders and configured to, in an active period, provide the row decoder with a first command, and provide the column decoder with a second command, wherein the row decoder is further configured to: apply a first word line voltage higher than a ground voltage to a selected word line, from when the first command is provided; and for a duration over which the row decoder is activated, apply either a second word line voltage lower than the first word line voltage to the selected word line or no voltage to the selected word line.Type: ApplicationFiled: June 2, 2021Publication date: May 26, 2022Inventors: Hyun Ju YOON, Min KANG, Dong Uc KO, Dong Keun KIM, Young Su OH, Jun Hyun CHUN
-
Publication number: 20220165329Abstract: A memory system is provided to include a storage device including memory cells for storing data, and a controller in communication with an external device and configured to control the storage device based on a request from the external device. The controller is configured to receive a request from the external device to perform a refresh operation of re-writing stored data in the memory cells, read data from the memory cells included in the storage device, set a refresh period based on a number of fail bits included in the read data and a temperature of the controller or the storage device, and perform the refresh operation of the storage device based on the refresh period.Type: ApplicationFiled: June 7, 2021Publication date: May 26, 2022Inventors: Hyun Ju YOON, Min KANG, Dong Uc KO, Dong Keun KIM, Young Su OH, Jun Hyun CHUN
-
Patent number: 10529425Abstract: A semiconductor apparatus may include a unit memory region, a first column main decoder, a second column main decoder, and a control circuit. The unit memory region may include a plurality of sub-memory regions. The first and second column main decoders may be configured to receive and decode a column pre-decoding signal and configured to generate a respective column select signal for controlling a column access of a respective first and second half of the plurality of sub-memory regions. The control circuit may be configured to provide the column pre-decoding signal to the first or second column main decoders based on their proximities to a sub-memory region to be enabled among the plurality of sub-memory regions.Type: GrantFiled: July 20, 2018Date of Patent: January 7, 2020Assignee: SK hynix Inc.Inventors: Jung Hwan Ji, Sang Ho Lee, Ho Don Jung, Jun Hyun Chun
-
Publication number: 20190198110Abstract: A semiconductor apparatus may include a unit memory region, a first column main decoder, a second column main decoder, and a control circuit. The unit memory region may include a plurality of sub-memory regions. The first and second column main decoders may be configured to receive and decode a column pre-decoding signal and configured to generate a respective column select signal for controlling a column access of a respective first and second half of the plurality of sub-memory regions. The control circuit may be configured to provide the column pre-decoding signal to the first or second column main decoders based on their proximities to a sub-memory region to be enabled among the plurality of sub-memory regions.Type: ApplicationFiled: July 20, 2018Publication date: June 27, 2019Applicant: SK hynix Inc.Inventors: Jung Hwan JI, Sang Ho LEE, Ho Don JUNG, Jun Hyun CHUN
-
Patent number: 9647666Abstract: A transmitter may include a pre-driver and a main driver. The pre-driver may be configured to generate a pull-up signal and a pull-down signal in response to an enabling signal and a first data. The main driver may receive an external voltage and a ground voltage. The main driver may be configured to generate a transmission data in response to the pull-up signal and the pull-down signal. The pull-up signal and the pull-down signal may be enabled to a voltage level higher than the external voltage applied to the main driver.Type: GrantFiled: March 4, 2016Date of Patent: May 9, 2017Assignee: SK hynix Inc.Inventors: Sang Muk Oh, Jong Chern Lee, Jun Hyun Chun
-
Patent number: 9437274Abstract: A memory device may include a plurality of word lines each word line being operably coupled to one or more memory cells; a peripheral circuit suitable for performing first and second refresh operations to the plurality of word lines; wherein the first refresh operation is suitable for preserving stored data for a majority of the memory cells of the memory device and the second refresh operation is suitable for preserving stored data of one or more weak memory cells.Type: GrantFiled: January 26, 2016Date of Patent: September 6, 2016Assignee: SK Hynix Inc.Inventors: Kwi-Dong Kim, Jun-Hyun Chun
-
Publication number: 20150338456Abstract: A semiconductor apparatus includes: an output timing controller configured to delay an applied external read command by a predetermined time and generate a normal output enable flag signal, during a normal mode, a test output timing controller configured to generate a DLL clock signal from an external clock signal, delay the applied external read command in synchronization with the DLL clock signal, and output the delayed applied external read command as a test output enable flag signal, during a test mode, and a multiplexer (MUX) configured to output any one of the normal output enable flag signal or the test output enable flag signal as an output enable flag signal.Type: ApplicationFiled: August 3, 2015Publication date: November 26, 2015Inventors: Young Suk SEO, Ho Uk SONG, Jun Hyun CHUN, Tae Jin KANG
-
Patent number: 9194907Abstract: A semiconductor apparatus includes: an output timing controller configured to delay an applied external read command by a predetermined time and generate a normal output enable flag signal, during a normal mode, a test output timing controller configured to generate a DLL clock signal from an external clock signal, delay the applied external read command in synchronization with the DLL clock signal, and output the delayed applied external read command as a test output enable flag signal, during a test mode, and a multiplexer (MUX) configured to output any one of the normal output enable flag signal or the test output enable flag signal as an output enable flag signal.Type: GrantFiled: August 3, 2015Date of Patent: November 24, 2015Assignee: SK Hynix Inc.Inventors: Young Suk Seo, Ho Uk Song, Jun Hyun Chun, Tae Jin Kang
-
Patent number: 9128145Abstract: A semiconductor apparatus includes: an output timing controller configured to delay an applied external read command by a predetermined time and generate a normal output enable flag signal, during a normal mode, a test output timing controller configured to generate a DLL clock signal from an external clock signal, delay the applied external read command in synchronization with the DLL clock signal, and output the delayed applied external read command as a test output enable flag signal, during a test mode, and a multiplexer (MUX) configured to output any one of the normal output enable flag signal or the test output enable flag signal as an output enable flag signal.Type: GrantFiled: March 18, 2013Date of Patent: September 8, 2015Assignee: SK Hynix Inc.Inventors: Young Suk Seo, Ho Uk Song, Jun Hyun Chun, Tae Jin Kang
-
Publication number: 20150213906Abstract: An integrated circuit may include a first programmable storage cell group suitable for storing program validity information, second to N-th programmable storage cell groups suitable for storing a plurality of data, wherein N is an integer equal to or more than 3, and a validity determination unit suitable for determining whether the program validity information read from the first programmable storage cell group is valid or not so that read operations for the second to N-th programmable storage cell groups is performed or skipped based on the determined result.Type: ApplicationFiled: April 13, 2015Publication date: July 30, 2015Inventors: Joo-Hyeon LEE, Jun-Hyun CHUN, Ho-Uk SONG
-
Patent number: 9093178Abstract: An integrated circuit may include a first programmable storage cell group suitable for storing program validity information, second to N-th programmable storage cell groups suitable for storing a plurality of data, wherein N is an integer equal to or more than 3, and a validity determination unit suitable for determining whether the program validity information read from the first programmable storage cell group is valid or not so that read operations for the second to Nth programmable storage cell groups is performed or skipped based on the determined result.Type: GrantFiled: April 13, 2015Date of Patent: July 28, 2015Assignee: SK Hynix Inc.Inventors: Joo-Hyeon Lee, Jun-Hyun Chun, Ho-Uk Song
-
Patent number: 9030871Abstract: An integrated circuit may include a first programmable storage cell group suitable for storing program validity information, second to N-th programmable storage cell groups suitable for storing a plurality of data, wherein N is an integer equal to or more than 3, and a validity determination unit suitable for determining whether the program validity information read from the first programmable storage cell group is valid or not so that read operations for the second to N-th programmable storage cell groups is performed or skipped based on the determined result.Type: GrantFiled: August 16, 2013Date of Patent: May 12, 2015Assignee: SK Hynix, Inc.Inventors: Joo-Hyeon Lee, Jun-Hyun Chun, Ho-Uk Song
-
Publication number: 20140368261Abstract: Semiconductor systems are provided. The semiconductor system includes a controller and a semiconductor device. The controller generates a power voltage signal. The semiconductor device generates a power-up signal in response to the power voltage signal, generates a first selection pulse, a second selection pulse and an initialization pulse signal, generates a first fuse signal for controlling an internal operation according to a cut state of a first fuse, and generates a second fuse signal for controlling the internal operation according to a cut state of a second fuse.Type: ApplicationFiled: January 16, 2014Publication date: December 18, 2014Applicant: SK hynix Inc.Inventors: Sun Young HWANG, Jun Hyun CHUN
-
Patent number: 8912841Abstract: Semiconductor systems are provided. The semiconductor system includes a controller and a semiconductor device. The controller generates a power voltage signal. The semiconductor device generates a power-up signal in response to the power voltage signal, generates a first selection pulse, a second selection pulse and an initialization pulse signal, generates a first fuse signal for controlling an internal operation according to a cut state of a first fuse, and generates a second fuse signal for controlling the internal operation according to a cut state of a second fuse.Type: GrantFiled: January 16, 2014Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventors: Sun Young Hwang, Jun Hyun Chun
-
Patent number: 8908778Abstract: A rail-to-rail comparator including a first comparison unit connected to a first terminal and configured to compare differential input signals to differential reference voltages; a second comparison unit connected to a second terminal and configured to compare the differential input signals to the differential reference voltages; and an output unit configured to be driven in response to a clock signal and to generate a complementary output signal according to comparison results of the first and second comparison units.Type: GrantFiled: August 21, 2012Date of Patent: December 9, 2014Assignee: SK Hynix Inc.Inventors: Jin Il Chung, Jun Hyun Chun, Jin Wook Burm, Dae Ho Yun