Abstract: A clock generator and method generates a plurality of clocks of different frequencies using a delay lock loop and a sequencer. The delay lock loop receives an input clock signal having an input clock frequency and generates a plurality of delayed clock signals each having a frequency same as the input clock frequency and a different phase delay in relation to the input clock signal. The sequencer receives the delayed clock signals and selects one the delayed clock signals at any moment according to a predetermined sequence to generate an output clock signal having an output clock frequency corresponding to the predetermined sequence. The frequency of the output clock signal is controlled by the sequence in which the delayed clock signals are by the sequencer.

Abstract: A circuit for driving a communication line includes a transformer having a secondary winding for supplying an output drive signal, and having a primary winding connected to conduct current through a control element that receives a control signal which stabilizes the amplitude of output drive signal, independent of variations in supply voltage. A control circuit produces the control signal in response to the difference of signals produced across conductive elements that are connected to separate current sources which supply currents determined by arithmetic relationships between the values of different supply voltages.