Patents by Inventor Jung-Chuan Ting
Jung-Chuan Ting has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240105239Abstract: A memory device having a switching device for a page buffer is provided, and includes a plurality of switching units coupled between a memory cell array and a sense amplification circuit of the page buffer. Each of the plurality of switching units further comprising: a high voltage element and a low voltage element that are connected in series to each other. A first end of the high voltage element is coupled to the sense amplification circuit, and a first end of the low voltage element is coupled to a common source line of the memory cell array. A second end of the high voltage element and a second end of the low voltage element are connected to each other and coupled to a corresponding bit line of the memory cell array. The common source line coupled to each of the plurality of switching units shares a common active region.Type: ApplicationFiled: September 26, 2022Publication date: March 28, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Jung-Chuan Ting, I-Chen Yang
-
Publication number: 20240103356Abstract: An electronic device is provided. The electronic device includes a base and a conductive layer that is disposed on the base and patterned by a plurality of processes. The plurality of processes include providing a mask substrate. The mask substrate includes a first substrate and a patterned substrate. In the cross-sectional view, the width of the first substrate is greater than or equal to the width of the patterned substrate. The plurality of processes include arranging the mask substrate and the base correspondingly. The plurality of processes also include performing exposure and development processes on the conductive layer for patterning the conductive layer, and removing the mask substrate.Type: ApplicationFiled: December 5, 2023Publication date: March 28, 2024Inventors: Chien-Hsing LEE, Chin-Lung TING, Jung-Chuan WANG, Hong-Sheng HSIEH
-
Patent number: 11817449Abstract: Methods, systems and apparatus for memory devices with discharging circuits are provided. In one aspect, a semiconductor device includes a semiconductor substrate, one or more discharging circuits arranged on the semiconductor substrate, one or more common source line (CSL) layers conductively coupled to the one or more discharging circuits, and a memory array having a three-dimensional (3D) array of memory cells arranged in a plurality of vertical channels on the one or more CSL layers. Each of the plurality of vertical channels includes a respective string of memory cells, and each of the one or more CSL layers is conductively coupled to corresponding strings of memory cells. Each of the one or more discharging circuits includes one or more transistors that are disabled by one or more corresponding conductive lines through the memory array.Type: GrantFiled: April 29, 2021Date of Patent: November 14, 2023Assignee: Macronix International Co., Ltd.Inventors: Jung Chuan Ting, Shih-Yu Wang, Shao-Chi Chen
-
Publication number: 20230337421Abstract: Methods, systems and apparatus for managing capacitors in memory devices, e.g., three-dimensional (3D) memory devices are provided. In one aspect, a capacitor includes: a first terminal, a second terminal conductively insulated from the first terminal, and a capacitance structure that includes a plurality of layers sequentially stacked together. At least one layer includes: one or more first conductive parts and one or more second conductive parts that are conductively insulated in the layer, the one or more first conductive parts being conductively coupled to the first terminal, the one or more second conductive parts being conductively coupled to the second terminal. The at least one layer is configured such that at least one of the one or more second conductive parts forms at least one subordinate capacitor with at least one adjacent first conductive part.Type: ApplicationFiled: April 19, 2022Publication date: October 19, 2023Applicant: Macronix International Co., Ltd.Inventors: Jung-Chuan Ting, Chih-Ting Hu
-
Publication number: 20230255027Abstract: A memory device includes a substrate, a plurality of first memory arrays, a plurality of first bit lines, a first common source plate, and a first through-array contact. The plurality of first memory arrays are disposed in a first plane region of the substrate. The plurality of first bit lines are located between the plurality of first memory arrays and the substrate and are electrically connected to the plurality of first memory arrays. The first common source plate is located above the plurality of first memory arrays and is electrically connected to the plurality of first memory arrays. The first through-array contact is disposed in a first contact region outside the first plane region and is electrically connected to the first common source plate.Type: ApplicationFiled: February 10, 2022Publication date: August 10, 2023Applicant: MACRONIX International Co., Ltd.Inventor: Jung-Chuan Ting
-
Publication number: 20230255028Abstract: A memory device includes a memory array and at least one first vertical transistor over a dielectric substrate. The at least one first vertical transistor is disposed above the dielectric substrate in a staircase region, and includes: a first wraparound gate layer, a channel pillar, a gate dielectric layer, a first source and drain region, and a second source and drain region. The first wraparound gate layer is laterally adjacent to a gate stack structure of the memory array. The channel pillar extends through the first wraparound gate layer. The gate dielectric layer is disposed between the channel pillar and the first wraparound gate layer. The first source and drain region is disposed below and electrically connected to the bottom of the channel pillar. The second source and drain region is disposed above and electrically connected to the top of the channel pillar.Type: ApplicationFiled: February 10, 2022Publication date: August 10, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Jung-Chuan Ting, Ya-Chun Tsai
-
Publication number: 20220352146Abstract: Methods, systems and apparatus for memory devices with discharging circuits are provided. In one aspect, a semiconductor device includes a semiconductor substrate, one or more discharging circuits arranged on the semiconductor substrate, one or more common source line (CSL) layers conductively coupled to the one or more discharging circuits, and a memory array having a three-dimensional (3D) array of memory cells arranged in a plurality of vertical channels on the one or more CSL layers. Each of the plurality of vertical channels includes a respective string of memory cells, and each of the one or more CSL layers is conductively coupled to corresponding strings of memory cells. Each of the one or more discharging circuits includes one or more transistors that are disabled by one or more corresponding conductive lines through the memory array.Type: ApplicationFiled: April 29, 2021Publication date: November 3, 2022Applicant: Macronix International Co., Ltd.Inventors: JUNG CHUAN TING, SHIH-YU WANG, SHAO-CHI CHEN
-
Patent number: 11031509Abstract: A memory device including a substrate, a stack structure, an isolation structure, an inter-gate dielectric layer, a control gate, a first insulation structure, a first gate dielectric layer, and a first gate. The stack structure is disposed on the substrate. The isolation structure is disposed in the substrate and disposed at two sides of the stack structure. The inter-gate dielectric layer covers the stack structure and the isolation structure. The control gate covers the inter-gate dielectric layer. The first insulation structure is disposed in the substrate, wherein a top surface of the first insulation structure is lower than a top surface of the substrate, so that a side surface of a portion of the substrate is exposed. The first gate dielectric layer is disposed on the top surface and the side surface of the substrate. The first gate covers the first gate dielectric layer.Type: GrantFiled: April 8, 2020Date of Patent: June 8, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Jung-Chuan Ting
-
Patent number: 7663184Abstract: A memory and a method of fabricating the same are provided. The memory is disposed on a substrate in which a plurality of trenches is arranged in parallel. The memory includes a gate structure and a doped region. The gate structure is disposed between the trenches. The doped region is disposed at one side of the gate structure, in the substrate between the trenches and in the sidewalls and bottoms of the trenches. The top surface of the doped region in the substrate between the trenches is lower than the surface of the substrate under the gate structure by a distance, and the distance is greater than 300 ?.Type: GrantFiled: July 31, 2008Date of Patent: February 16, 2010Assignee: MACRONIX International Co., Ltd.Inventors: Yao-Fu Chan, Ta-Kang Chu, Jung-Chuan Ting, Cheng-Ming Yih
-
Publication number: 20100025750Abstract: A memory and a method of fabricating the same are provided. The memory is disposed on a substrate in which a plurality of trenches is arranged in parallel. The memory includes a gate structure and a doped region. The gate structure is disposed between the trenches. The doped region is disposed at one side of the gate structure, in the substrate between the trenches and in the sidewalls and bottoms of the trenches. The top surface of the doped region in the substrate between the trenches is lower than the surface of the substrate under the gate structure by a distance, and the distance is greater than 300 ?.Type: ApplicationFiled: July 31, 2008Publication date: February 4, 2010Applicant: MACRONIX International Co., Ltd.Inventors: Yao-Fu Chan, Ta-Kang Chu, Jung-Chuan Ting, Cheng-Ming Yih