Patents by Inventor Jung-Ho Do
Jung-Ho Do has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240144578Abstract: Disclosed herein is a method for generating a texture map of a 3D mesh includes encoding a texture map of a 3D mesh, quantizing the encoded texture map, decoding the quantized texture map, performing rendering using the decoded texture map, and updating the texture map of the 3D mesh based on the value of a loss function.Type: ApplicationFiled: February 24, 2023Publication date: May 2, 2024Applicant: Electronics and Telecommunications Research InstituteInventors: Soo-Woong KIM, Jung-Won KANG, Ji-Hoon DO, Gun BANG, Seong-Jun BAE, Jin-Ho LEE, Ha-Hyun LEE
-
Patent number: 11955471Abstract: An integrated circuit may include a first active region and a second active region, and the first and second active regions may extend on a substrate in a first horizontal direction in parallel to each other and have different conductivity types from each other. A first gate line may extend in a second horizontal direction crossing the first horizontal direction, and may form a first transistor with the first active region. The first transistor may include a gate to which a first input signal is applied. The first gate line may include a first partial gate line that overlaps the first active region in a perpendicular direction and that has an end on a region between the first and second active regions.Type: GrantFiled: January 26, 2022Date of Patent: April 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Ho Do, Dal-Hee Lee, Jin-Young Lim, Tae-Joong Song, Jong-Hoon Jung
-
Patent number: 11887914Abstract: An integrated circuit includes first and second active regions extending in a first direction, a first gate line extending in a second direction substantially perpendicular to the first direction and crossing the first and second active regions, and a first contact jumper including a first conductive pattern intersecting the first gate line above the first active region and a second conductive pattern extending in the second direction above the first gate line and connected to the first conductive pattern.Type: GrantFiled: March 9, 2023Date of Patent: January 30, 2024Inventors: Jung-Ho Do, Tae-Joong Song, Seung-Young Lee, Jong-Hoon Jung
-
Publication number: 20230335492Abstract: According to some embodiments of the present disclosure, a semiconductor device includes a first power rail configured to provide a first voltage and extending in a first direction, a substrate comprising a first well having a first conductivity type and a second well having a second conductivity type, a first well tap having the first conductivity type, on the first well; a first source/drain region having the second conductivity type, on the first well; a first source/drain contact extending in a second direction and electrically connected to the first power rail, on the first source/drain region, a first connection wiring electrically connected to the first source/drain contact and extending in the first direction, and a first well contact electrically connected to the first connection wiring, on the first well tap.Type: ApplicationFiled: January 12, 2023Publication date: October 19, 2023Inventors: Jung Ho Do, Ji Su Yu, Jae Ha Lee
-
Publication number: 20230307324Abstract: Stacked integrated circuit devices may include standard cells including a first standard cell in a first row and a second standard cell in a second row immediately adjacent to the first row. Each of the standard cells may include an upper transistor and a lower transistor. The upper transistor may include an upper active region, an upper gate structure, and an upper source/drain region. The lower transistor may include a lower active region, a lower gate structure, and a lower source/drain region. Each of the standard cells may also include a power line and a power via electrically connecting the power line to the lower source/drain region. The power via of the first standard cell and the power via of the second standard cell may be aligned with each other along the first direction.Type: ApplicationFiled: June 1, 2023Publication date: September 28, 2023Inventors: JUNG HO DO, Seungyoung Lee
-
Patent number: 11742287Abstract: Integrated circuit devices including standard cells are provided. The integrated devices may include a lower transistor region and an upper transistor region. The lower transistor region may include a lower active region, lower source/drain regions, and lower gate structures arranged alternately with the lower source/drain regions. The upper transistor region may include an upper active region, upper source/drain regions, and upper gate structures arranged alternately with the upper source/drain regions. The upper gate structures may include a first upper gate structure. The integrated devices may also include an input wire, an input via electrically connecting the input wire to the first upper gate structure, and a routing wire electrically connecting a pair of the lower source/drain regions or a pair of the upper source/drain regions. An upper surface of the routing wire may be closer to the substrate than an upper surface of the input wire.Type: GrantFiled: November 4, 2021Date of Patent: August 29, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Jung Ho Do
-
Publication number: 20230223319Abstract: An integrated circuit includes first and second active regions extending in a first direction, a first gate line extending in a second direction substantially perpendicular to the first direction and crossing the first and second active regions, and a first contact jumper including a first conductive pattern intersecting the first gate line above the first active region and a second conductive pattern extending in the second direction above the first gate line and connected to the first conductive pattern.Type: ApplicationFiled: March 19, 2023Publication date: July 13, 2023Inventors: JUNG-HO DO, TAE-JOONG SONG, SEUNG-YOUNG LEE, JONG-HOON JUNG
-
Patent number: 11699636Abstract: Stacked integrated circuit devices may include standard cells including a first standard cell in a first row and a second standard cell in a second row immediately adjacent to the first row. Each of the standard cells may include an upper transistor and a lower transistor. The upper transistor may include an upper active region, an upper gate structure, and an upper source/drain region. The lower transistor may include a lower active region, a lower gate structure, and a lower source/drain region. Each of the standard cells may also include a power line and a power via electrically connecting the power line to the lower source/drain region. The power via of the first standard cell and the power via of the second standard cell may be aligned with each other along the first direction.Type: GrantFiled: December 2, 2021Date of Patent: July 11, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Ho Do, Seungyoung Lee
-
Publication number: 20230207429Abstract: An integrated circuit includes first and second active regions extending in a first direction, a first gate line extending in a second direction substantially perpendicular to the first direction and crossing the first and second active regions, and a first contact jumper including a first conductive pattern intersecting the first gate line above the first active region and a second conductive pattern extending in the second direction above the first gate line and connected to the first conductive pattern.Type: ApplicationFiled: March 9, 2023Publication date: June 29, 2023Inventors: JUNG-HO DO, TAE-JOONG SONG, SEUNG-YOUNG LEE, JONG-HOON JUNG
-
Patent number: 11688737Abstract: Integrated circuit devices including standard cells are provided. The standard cells may include a first vertical field effect transistor (VFET) including a first channel region and having a first conductivity type and a second VFET including a second channel region and having a second conductivity type that is different from the first conductivity type. Each of the first channel region and the second channel region may extend longitudinally in a first horizontal direction, and the first channel region may be spaced apart from the second channel region in a second horizontal direction that is perpendicular to the first horizontal direction.Type: GrantFiled: August 13, 2020Date of Patent: June 27, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Ho Do, Seung Hyun Song
-
Publication number: 20230178558Abstract: A vertical field effect transistor (VFET) cell implementing a VFET circuit over a plurality of gate grids includes: a 1st circuit including at least one VFET and provided over at least one gate grid; and a 2nd circuit including at least one VFET and provided over at least one gate grid formed on a left or right side of the 1st circuit, wherein a gate of the VFET of the 1st circuit is configured to share a gate signal or a source/drain signal of the VFET of the 2nd circuit, and the 1st circuit is an (X?1)-contacted poly pitch (CPP) circuit, which is (X?1) CPP wide, converted from an X-CPP circuit which is X CPP wide and performs a same logic function as the (X?1)-CPP circuit, X being an integer greater than 1.Type: ApplicationFiled: January 17, 2023Publication date: June 8, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jung Ho DO
-
Patent number: 11626348Abstract: An integrated circuit includes first and second active regions extending in a first direction, a first gate line extending in a second direction substantially perpendicular to the first direction and crossing the first and second active regions, and a first contact jumper including a first conductive pattern intersecting the first gate line above the first active region and a second conductive pattern extending in the second direction above the first gate line and connected to the first conductive pattern.Type: GrantFiled: October 20, 2020Date of Patent: April 11, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Ho Do, Tae-Joong Song, Seung-Young Lee, Jong-Hoon Jung
-
Patent number: 11626516Abstract: Provided is an integrated circuit implemented by a plurality of vertical field effect transistors (VFETs) in one or more semiconductor cells, wherein a distance between a pair of second vertical channel structures of a first cell and an adjacent pair of first vertical channel structures in a second cell, all facing a cell boundary between the first and second cells, is the same as a distance between the pair of the first vertical channel structures and a pair of second vertical channel structures arranged next to the pair of the first vertical channel structures in the first cell.Type: GrantFiled: December 30, 2020Date of Patent: April 11, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sanghoon Baek, Jeong Soon Kong, Jung Ho Do
-
Patent number: 11581338Abstract: A vertical field effect transistor (VFET) cell implementing a VFET circuit over a plurality of gate grids includes: a 1st circuit including at least one VFET and provided over at least one gate grid; and a 2nd circuit including at least one VFET and provided over at least one gate grid formed on a left or right side of the 1st circuit, wherein a gate of the VFET of the 1st circuit is configured to share a gate signal or a source/drain signal of the VFET of the 2nd circuit, and the 1st circuit is an (X?1)-contacted poly pitch (CPP) circuit, which is (X?1) CPP wide, converted from an X-CPP circuit which is X CPP wide and performs a same logic function as the (X?1)-CPP circuit, X being an integer greater than 1.Type: GrantFiled: July 28, 2020Date of Patent: February 14, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jung Ho Do
-
Patent number: 11557585Abstract: A semiconductor device includes a substrate having a plurality of active patterns. A plurality of gate electrodes intersects the plurality of active patterns. An active contact is electrically connected to the active patterns. A plurality of vias includes a first regular via and a first dummy via. A plurality of interconnection lines is disposed on the vias. The plurality of interconnection lines includes a first interconnection line disposed on both the first regular via and the first dummy via. The first interconnection line is electrically connected to the active contact through the first regular via. Each of the vias includes a via body portion and a via barrier portion covering a bottom surface and sidewalls of the via body portion. Each of the interconnection lines includes an interconnection line body portion and an interconnection line barrier portion covering a bottom surface and sidewalls of the interconnection line body portion.Type: GrantFiled: January 21, 2021Date of Patent: January 17, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Ho Do, Woojin Rim, Jisu Yu, Jonghoon Jung
-
Publication number: 20230004705Abstract: A cell architecture and a method for placing a plurality of cells to form the cell architecture are provided. The cell architecture includes at least a 1st cell and a 2nd cell placed next to each other in a cell width direction, wherein the 1st cell includes a one-fin connector which is formed around a fin among a plurality of fins of the 1st cell, and connects a vertical field-effect transistor (VFET) of the 1st cell to a power rail of the 1st cell, wherein a 2nd cell includes a connector connected to a power rail of the 2nd cell, wherein the fin of the 1st cell and the connector of the 2nd cell are placed next to each other in the cell width direction in the cell architecture, and wherein the one-fin connector of the 1st cell and the connector of the 2nd cell are merged.Type: ApplicationFiled: September 9, 2022Publication date: January 5, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Ho DO, Seung Hyun SONG
-
Patent number: 11468221Abstract: A cell architecture and a method for placing a plurality of cells to form the cell architecture are provided. The cell architecture includes at least a 1st cell and a 2nd cell placed next to each other in a cell width direction, wherein the 1st cell includes a one-fin connector which is formed around a fin among a plurality of fins of the 1st cell, and connects a vertical field-effect transistor (VFET) of the 1st cell to a power rail of the 1st cell, wherein a 2nd cell includes a connector connected to a power rail of the 2nd cell, wherein the fin of the 1st cell and the connector of the 2nd cell are placed next to each other in the cell width direction in the cell architecture, and wherein the one-fin connector of the 1st cell and the connector of the 2nd cell are merged.Type: GrantFiled: January 13, 2020Date of Patent: October 11, 2022Assignee: SAMSUNG ELECTRONICS CO.. LTD.Inventors: Jung Ho Do, Seung Hyun Song
-
Publication number: 20220302131Abstract: A semiconductor device including: a conductor disposed on a substrate; a first contact disposed on the conductor; a second contact having a first portion disposed on the first contact and a second portion protruded away from the first portion in a direction parallel to the substrate, wherein the first and second contacts are disposed in an insulating layer; a via disposed on the insulating layer and the second portion of the second contact; and a metal line disposed on the via.Type: ApplicationFiled: June 3, 2022Publication date: September 22, 2022Inventors: JUNG-HO DO, SEUNGYOUNG LEE, JONGHOON JUNG, JINYOUNG LIM, GIYOUNG YANG, SANGHOON BAEK, TAEJOONG SONG
-
Patent number: 11437315Abstract: Provided is an integrated circuit which includes: a plurality of conductive lines extending in a first horizontal direction on a plane separate from a gate line, and including first and second conductive lines; a source/drain contact having a bottom surface connected to a source/drain region, and including a lower source/drain contact and an upper source/drain contact which are connected to each other in a vertical direction; and a gate contact having a bottom surface connected to the gate line, and extending in the vertical direction, in which the upper source/drain contact is placed below the first conductive line, and the gate contact is placed below the second conductive line. A top surface of the lower source/drain contact may be larger than a bottom surface of the upper source/drain contact.Type: GrantFiled: January 28, 2020Date of Patent: September 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae-hyung Kim, Jung-ho Do, Dae-young Moon, Sang-yeop Baeck, Jae-hyun Lim, Jae-seung Choi, Sang-shin Han
-
Patent number: RE49780Abstract: A method of designing a semiconductor device includes preparing a standard cell layout including a layout out a preliminary pin pattern in at least one interconnection layout, performing a routing step to connect the preliminary pin pattern to a high-level interconnection layout, and generating a pin pattern in the interconnection layout, based on hitting information obtained at the completion of the routing step. The pin pattern is smaller than the preliminary pin pattern.Type: GrantFiled: June 30, 2020Date of Patent: January 2, 2024Inventors: Taejoong Song, Sanghoon Baek, Sungwe Cho, Jung-Ho Do, Giyoung Yang, Jinyoung Lim