Patents by Inventor Junghoo SHIN
Junghoo SHIN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240162323Abstract: The integrated circuit device includes a substrate, a first fin extending in a first horizontal direction on the substrate, a second fin and a third fin spaced apart from each other in the first horizontal direction and extending in the first horizontal direction, a second source/drain area on the second fin and the third fin, a back side contact between the second fin and the third fin and electrically connected to the second source/drain area, and a back side conductive layer extending in the first horizontal direction and electrically connected to the back side contact. The back side contact includes a first portion protruding from the substrate and a second portion that is coplanar, in a vertical direction, with the substrate. A width of the second portion in the second horizontal direction is greater than a width of the first portion in the second horizontal direction.Type: ApplicationFiled: October 18, 2023Publication date: May 16, 2024Inventors: Junghoo Shin, Sangcheol Na, Minjae Kang, Yongjin Kwon, Soeun Kim, Jongmin Baek
-
Publication number: 20230378068Abstract: A semiconductor device may include PMOSFET and NMOSFET regions spaced apart from each other on a substrate, first and second active patterns provided on the PMOSFET and NMOSFET regions, respectively, a first channel pattern on the first active pattern, a source/drain pattern electrically connected to the first channel pattern, an active contact electrically connected to the source/drain pattern, the active contact including a first conductive pattern and a first barrier pattern enclosing a portion of a side surface and a bottom surface of the first conductive pattern, a gate electrode extending in a direction crossing the first channel pattern, a gate contact electrically connected to the gate electrode, an air gap provided on the first barrier pattern and between the gate contact and the first conductive pattern, and a lower via provided on the active contact. The lower via may be adjacent to the air gap.Type: ApplicationFiled: January 19, 2023Publication date: November 23, 2023Inventors: JUNGHOO SHIN, SANGHYUN LEE, KOUNGMIN RYU, JONGMIN BAEK, KYUNGYUB JEON, KYU-HEE HAN
-
Patent number: 11721622Abstract: A semiconductor device includes a second insulating layer disposed on a substrate and that includes a first trench that extends in a first direction, a first via disposed in the first hole, a first interconnection layer disposed in the first trench on the first via and that has an upwardly upper region, and a third insulating layer disposed on the second insulating layer and that includes a second hole and a second trench connected to the second hole. The first trench has inclined side surfaces such that a width of the first trench increases in a direction toward the substrate, the second hole has inclined side surfaces such that a width of the second hole decreases in the direction toward the substrate, and a lower portion of the second hole is wider than an upper surface of the first interconnection layer.Type: GrantFiled: November 2, 2021Date of Patent: August 8, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Junghoo Shin, Sanghoon Ahn, Seung Jae Lee, Deokyoung Jung, Woojin Lee
-
Publication number: 20230027640Abstract: A semiconductor device includes a substrate having an active region, a first insulating layer on the substrate, a second insulating layer on the first insulating layer, an etch stop layer between the first insulating layer and the second insulating layer, a via contact in the first insulating layer and electrically connected to the active region, an interconnection electrode in the second insulating layer and electrically connected to the via contact, a conductive barrier layer on a side surface and a lower surface of the interconnection electrode and having an extension portion extending to a partial region of a side surface of the via contact, and a side insulating layer on a side region of the via contact below the extension portion of the conductive barrier layer, the side insulating layer including the same material as a material of the etch stop layer.Type: ApplicationFiled: March 21, 2022Publication date: January 26, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jongmin BAEK, Junghoo SHIN, Sangshin JANG, Junghwan CHUN, Kyeongbeom PARK, Suhyun BARK
-
Publication number: 20220415825Abstract: Provided are an interconnect structure and an electronic device including the same. The interconnect structure may include a conductive wiring having a certain pattern, a dielectric layer on side surfaces of the conductive wiring, a capping layer on the conductive wiring, and a graphene layer on the dielectric layer. The graphene layer may include a graphene material. A ratio of carbons having sp3 bonds to carbons having sp2 bonds in the graphene material is 1 or less.Type: ApplicationFiled: December 13, 2021Publication date: December 29, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Keunwook SHIN, Junghoo SHIN, Kyung-Eun BYUN, Hyeonjin SHIN
-
Publication number: 20220384340Abstract: A semiconductor integrated circuit device includes a substrate; a transistor on the substrate; an interlayer insulating film on the transistor; an insulating liner on the interlayer insulating film; a first insulating film on the insulating liner; and a first wiring layer on the interlayer insulating film and surrounded by the insulating liner. A height of a top surface of the first insulating film in a vertical direction from a main surface of the interlayer insulating film is different than a height of a top surface of the first wiring layer in the vertical direction. A step exists between the top surfaces of the first wiring layer and the first insulating film. A height of the first insulating film is greater than a height of the first wiring layer. A width of the first wiring layer gradually narrows as the first wiring layer extends upwards along the vertical direction.Type: ApplicationFiled: November 18, 2021Publication date: December 1, 2022Inventors: JUNGHOO SHIN, JONGMIN BAEK, SANGHOON AHN, WOOJIN LEE, JUNHYUK LIM
-
Publication number: 20220238433Abstract: A semiconductor device includes a second insulating layer disposed on a substrate and that includes a first trench that extends in a first direction, a first via disposed in the first hole, a first interconnection layer disposed in the first trench on the first via and that has an upwardly upper region, and a third insulating layer disposed on the second insulating layer and that includes a second hole and a second trench connected to the second hole. The first trench has inclined side surfaces such that a width of the first trench increases in a direction toward the substrate, the second hole has inclined side surfaces such that a width of the second hole decreases in the direction toward the substrate, and a lower portion of the second hole is wider than an upper surface of the first interconnection layer.Type: ApplicationFiled: November 2, 2021Publication date: July 28, 2022Inventors: Junghoo Shin, Sanghoon Ahn, Seung Jae Lee, Deokyoung Jung, Woojin Lee
-
Publication number: 20220068704Abstract: Provided is a method of forming an interconnect structure. The method includes preparing a substrate including a first metal layer and a first insulating layer, selectively forming a carbon layer having an sp2 bonding structure on the first metal layer, selectively forming a second insulating layer on the first insulating layer, forming a third insulating layer to cover the second insulating layer, and forming a second metal layer electrically connected to the first metal layer.Type: ApplicationFiled: August 25, 2021Publication date: March 3, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Keunwook SHIN, Sanghoon AHN, Woojin LEE, Kyung-Eun BYUN, Junghoo SHIN, Hyeonjin SHIN, Yunseong LEE
-
Patent number: 11069613Abstract: An integrated circuit device includes a first insulation layer on a substrate, a lower wiring structure in the first insulation layer and including a metal layer and a conductive barrier layer, such that the metal layer is on the conductive barrier layer, an etch stop layer overlapping an upper surface of the first insulation layer and an upper surface of the conductive barrier layer and having a first thickness, a capping layer overlapping a portion of the upper surface of the metal layer and having a second thickness which is less than the first thickness, a second insulation layer overlapping the etch stop layer and the capping layer, and an upper wiring structure connected to another portion of the upper surface of the metal layer not overlapped by the capping layer in the second insulation layer.Type: GrantFiled: January 14, 2020Date of Patent: July 20, 2021Inventors: Woojin Lee, Junghoo Shin, Sanghoon Ahn, Junhyuk Lim, Daehan Kim
-
Publication number: 20210005548Abstract: An integrated circuit device includes a first insulation layer on a substrate, a lower wiring structure in the first insulation layer and including a metal layer and a conductive barrier layer, such that the metal layer is on the conductive barrier layer, an etch stop layer overlapping an upper surface of the first insulation layer and an upper surface of the conductive barrier layer and having a first thickness, a capping layer overlapping a portion of the upper surface of the metal layer and having a second thickness which is less than the first thickness, a second insulation layer overlapping the etch stop layer and the capping layer, and an upper wiring structure connected to another portion of the upper surface of the metal layer not overlapped by the capping layer in the second insulation layer.Type: ApplicationFiled: January 14, 2020Publication date: January 7, 2021Inventors: Woojin LEE, Junghoo SHIN, Sanghoon AHN, Junhyuk LIM, Daehan KIM